Home
last modified time | relevance | path

Searched refs:nvkm_gpio_set (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/nouveau/dispnv04/
Dtvnv17.c77 nvkm_gpio_set(gpio, 0, DCB_GPIO_TVDAC1, 0xff, true); in nv42_tv_sample_load()
78 nvkm_gpio_set(gpio, 0, DCB_GPIO_TVDAC0, 0xff, true); in nv42_tv_sample_load()
123 nvkm_gpio_set(gpio, 0, DCB_GPIO_TVDAC1, 0xff, gpio1); in nv42_tv_sample_load()
124 nvkm_gpio_set(gpio, 0, DCB_GPIO_TVDAC0, 0xff, gpio0); in nv42_tv_sample_load()
390 nvkm_gpio_set(gpio, 0, DCB_GPIO_TVDAC1, 0xff, mode == DRM_MODE_DPMS_ON); in nv17_tv_dpms()
391 nvkm_gpio_set(gpio, 0, DCB_GPIO_TVDAC0, 0xff, mode == DRM_MODE_DPMS_ON); in nv17_tv_dpms()
Ddac.c275 nvkm_gpio_set(gpio, 0, DCB_GPIO_TVDAC1, 0xff, dcb->type == DCB_OUTPUT_TV); in nv17_dac_sample_load()
276 nvkm_gpio_set(gpio, 0, DCB_GPIO_TVDAC0, 0xff, dcb->type == DCB_OUTPUT_TV); in nv17_dac_sample_load()
328 nvkm_gpio_set(gpio, 0, DCB_GPIO_TVDAC1, 0xff, saved_gpio1); in nv17_dac_sample_load()
329 nvkm_gpio_set(gpio, 0, DCB_GPIO_TVDAC0, 0xff, saved_gpio0); in nv17_dac_sample_load()
/drivers/gpu/drm/nouveau/include/nvkm/subdev/
Dgpio.h32 int nvkm_gpio_set(struct nvkm_gpio *, int idx, u8 tag, u8 line, int state);
/drivers/gpu/drm/nouveau/nvkm/subdev/volt/
Dgpio.c62 int ret = nvkm_gpio_set(gpio, 0, tags[i], 0xff, vid & 1); in nvkm_voltgpio_set()
/drivers/gpu/drm/nouveau/nvkm/subdev/gpio/
Dgf119.c47 nvkm_gpio_set(gpio, 0, func, line, defs); in gf119_gpio_reset()
Dnv50.c51 nvkm_gpio_set(gpio, 0, func, line, defs); in nv50_gpio_reset()
Dbase.c81 nvkm_gpio_set(struct nvkm_gpio *gpio, int idx, u8 tag, u8 line, int state) in nvkm_gpio_set() function
/drivers/gpu/drm/nouveau/nvkm/subdev/therm/
Dfantog.c54 nvkm_gpio_set(gpio, 0, DCB_GPIO_FAN, 0xff, duty); in nvkm_fantog_update()
/drivers/gpu/drm/nouveau/nvkm/engine/disp/
Ddp.c585 nvkm_gpio_set(gpio, 0, DCB_GPIO_PANEL_POWER, 0xff, 1); in nvkm_dp_init()
600 nvkm_gpio_set(gpio, 0, DCB_GPIO_PANEL_POWER, 0xff, 0); in nvkm_dp_init()