Home
last modified time | relevance | path

Searched refs:odn_core_clock_dpm_levels (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dsmu7_hwmgr.h183 struct phm_odn_clock_levels odn_core_clock_dpm_levels; member
Dvega12_hwmgr.h291 struct phm_odn_clock_levels odn_core_clock_dpm_levels; member
Dvega20_hwmgr.h353 struct phm_odn_clock_levels odn_core_clock_dpm_levels; member
Dsmu7_hwmgr.c888 odn_table->odn_core_clock_dpm_levels.num_of_pl = in smu7_odn_initial_default_setting()
890 entries = odn_table->odn_core_clock_dpm_levels.entries; in smu7_odn_initial_default_setting()
958 if (odn_table->odn_core_clock_dpm_levels.entries[i].clock != in smu7_check_dpm_table_updated()
3860 struct phm_odn_clock_levels *odn_sclk_table = &(odn_table->odn_core_clock_dpm_levels); in smu7_populate_and_upload_sclk_mclk_dpm_levels()
4562 struct phm_odn_clock_levels *odn_sclk_table = &(odn_table->odn_core_clock_dpm_levels); in smu7_print_clock_levels()
5047 podn_dpm_table_in_backend = &data->odn_dpm_table.odn_core_clock_dpm_levels; in smu7_odn_edit_dpm_table()