Home
last modified time | relevance | path

Searched refs:rOFDM0_XBAGCCore1 (Results 1 – 11 of 11) sorted by relevance

/drivers/staging/rtl8723bs/hal/
Dodm_NoiseMonitor.c128 reg_c58 = (s32)PHY_QueryBBReg(pDM_Odm->Adapter, rOFDM0_XBAGCCore1, bMaskByte0); in odm_InbandNoise_Monitor_NSeries()
130 …ODM_RT_TRACE(pDM_Odm, ODM_COMP_COMMON, ODM_DBG_LOUD, ("0x%x = 0x%02x(%d)\n", rOFDM0_XBAGCCore1, re… in odm_InbandNoise_Monitor_NSeries()
/drivers/staging/rtl8192u/
Dr819xU_phyreg.h68 #define rOFDM0_XBAGCCore1 0xc58 macro
Dr819xU_phy.c629 priv->PHYRegDef[RF90_PATH_B].rfAGCControl1 = rOFDM0_XBAGCCore1; in rtl8192_InitBBRFRegDef()
865 read_nic_byte(dev, rOFDM0_XBAGCCore1, &priv->DefaultInitialGain[1]); in rtl8192_phy_getTxPower()
1637 (u8)rtl8192_QueryBBReg(dev, rOFDM0_XBAGCCore1, bitmask); in InitialGainOperateWorkItemCallBack()
1660 write_nic_byte(dev, rOFDM0_XBAGCCore1, initial_gain); in InitialGainOperateWorkItemCallBack()
1676 rtl8192_setBBreg(dev, rOFDM0_XBAGCCore1, bitmask, in InitialGainOperateWorkItemCallBack()
Dr8192U_dm.c1539 rtl8192_setBBreg(dev, rOFDM0_XBAGCCore1, bit_mask, (u32)priv->initgain_backup.xbagccore1); in dm_bb_initialgain_restore()
1567 priv->initgain_backup.xbagccore1 = (u8)rtl8192_QueryBBReg(dev, rOFDM0_XBAGCCore1, bit_mask); in dm_bb_initialgain_backup()
1750 write_nic_byte(dev, rOFDM0_XBAGCCore1, 0x17); in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1801 write_nic_byte(dev, rOFDM0_XBAGCCore1, 0x2c); in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1806 write_nic_byte(dev, rOFDM0_XBAGCCore1, 0x20); in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1966 write_nic_byte(dev, rOFDM0_XBAGCCore1, initial_gain); in dm_initial_gain()
/drivers/staging/rtl8188eu/include/
Dhal8188e_phy_reg.h80 #define rOFDM0_XBAGCCore1 0xc58 macro
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phy.c433 priv->PHYRegDef[RF90_PATH_B].rfAGCControl1 = rOFDM0_XBAGCCore1; in _rtl92e_init_bb_rf_reg_def()
602 priv->DefaultInitialGain[1] = rtl92e_readb(dev, rOFDM0_XBAGCCore1); in rtl92e_get_tx_power()
1305 (u8)rtl92e_get_bb_reg(dev, rOFDM0_XBAGCCore1, in rtl92e_init_gain()
1336 rtl92e_writeb(dev, rOFDM0_XBAGCCore1, initial_gain); in rtl92e_init_gain()
1353 rtl92e_set_bb_reg(dev, rOFDM0_XBAGCCore1, BitMask, in rtl92e_init_gain()
Drtl_dm.c1185 rtl92e_set_bb_reg(dev, rOFDM0_XBAGCCore1, bit_mask, in _rtl92e_dm_bb_initialgain_restore()
1222 priv->initgain_backup.xbagccore1 = (u8)rtl92e_get_bb_reg(dev, rOFDM0_XBAGCCore1, bit_mask); in rtl92e_dm_backup_state()
1370 rtl92e_writeb(dev, rOFDM0_XBAGCCore1, 0x17); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1401 rtl92e_writeb(dev, rOFDM0_XBAGCCore1, 0x2c); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1406 rtl92e_writeb(dev, rOFDM0_XBAGCCore1, 0x20); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1513 rtl92e_writeb(dev, rOFDM0_XBAGCCore1, initial_gain); in _rtl92e_dm_initial_gain()
Dr8192E_phyreg.h138 #define rOFDM0_XBAGCCore1 0xc58 macro
/drivers/staging/rtl8188eu/hal/
Dbb_cfg.c615 reg[RF_PATH_B]->rfAGCControl1 = rOFDM0_XBAGCCore1; in rtl88e_phy_init_bb_rf_register_definition()
/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h218 #define rOFDM0_XBAGCCore1 0xc58 macro
/drivers/staging/rtl8723bs/include/
DHal8192CPhyReg.h229 #define rOFDM0_XBAGCCore1 0xc58 macro