Home
last modified time | relevance | path

Searched refs:regmap (Results 1 – 25 of 1485) sorted by relevance

12345678910>>...60

/drivers/clk/at91/
Dclk-main.c30 struct regmap *regmap; member
37 struct regmap *regmap; member
46 struct regmap *regmap; member
53 struct regmap *regmap; member
59 static inline bool clk_main_osc_ready(struct regmap *regmap) in clk_main_osc_ready() argument
63 regmap_read(regmap, AT91_PMC_SR, &status); in clk_main_osc_ready()
71 struct regmap *regmap = osc->regmap; in clk_main_osc_prepare() local
74 regmap_read(regmap, AT91_CKGR_MOR, &tmp); in clk_main_osc_prepare()
82 regmap_write(regmap, AT91_CKGR_MOR, tmp); in clk_main_osc_prepare()
85 while (!clk_main_osc_ready(regmap)) in clk_main_osc_prepare()
[all …]
Dpmc.h116 at91_clk_register_audio_pll_frac(struct regmap *regmap, const char *name,
120 at91_clk_register_audio_pll_pad(struct regmap *regmap, const char *name,
124 at91_clk_register_audio_pll_pmc(struct regmap *regmap, const char *name,
128 at91_clk_register_generated(struct regmap *regmap, spinlock_t *lock,
135 at91_clk_register_h32mx(struct regmap *regmap, const char *name,
139 at91_clk_i2s_mux_register(struct regmap *regmap, const char *name,
144 at91_clk_register_main_rc_osc(struct regmap *regmap, const char *name,
147 at91_clk_register_main_osc(struct regmap *regmap, const char *name,
150 at91_clk_register_rm9200_main(struct regmap *regmap,
154 at91_clk_register_sam9x5_main(struct regmap *regmap, const char *name,
[all …]
Ddt-compat.c33 struct regmap *regmap; in of_sama5d2_clk_audio_pll_frac_setup() local
35 regmap = syscon_node_to_regmap(of_get_parent(np)); in of_sama5d2_clk_audio_pll_frac_setup()
36 if (IS_ERR(regmap)) in of_sama5d2_clk_audio_pll_frac_setup()
41 hw = at91_clk_register_audio_pll_frac(regmap, name, parent_name); in of_sama5d2_clk_audio_pll_frac_setup()
56 struct regmap *regmap; in of_sama5d2_clk_audio_pll_pad_setup() local
58 regmap = syscon_node_to_regmap(of_get_parent(np)); in of_sama5d2_clk_audio_pll_pad_setup()
59 if (IS_ERR(regmap)) in of_sama5d2_clk_audio_pll_pad_setup()
64 hw = at91_clk_register_audio_pll_pad(regmap, name, parent_name); in of_sama5d2_clk_audio_pll_pad_setup()
79 struct regmap *regmap; in of_sama5d2_clk_audio_pll_pmc_setup() local
81 regmap = syscon_node_to_regmap(of_get_parent(np)); in of_sama5d2_clk_audio_pll_pmc_setup()
[all …]
Dclk-sam9x60-pll.c31 struct regmap *regmap; member
54 static inline bool sam9x60_pll_ready(struct regmap *regmap, int id) in sam9x60_pll_ready() argument
58 regmap_read(regmap, AT91_PMC_PLL_ISR0, &status); in sam9x60_pll_ready()
63 static bool sam9x60_frac_pll_ready(struct regmap *regmap, u8 id) in sam9x60_frac_pll_ready() argument
65 return sam9x60_pll_ready(regmap, id); in sam9x60_frac_pll_ready()
82 struct regmap *regmap = core->regmap; in sam9x60_frac_pll_prepare() local
88 regmap_update_bits(regmap, AT91_PMC_PLL_UPDT, in sam9x60_frac_pll_prepare()
90 regmap_read(regmap, AT91_PMC_PLL_CTRL1, &val); in sam9x60_frac_pll_prepare()
94 if (sam9x60_frac_pll_ready(regmap, core->id) && in sam9x60_frac_pll_prepare()
103 regmap_write(regmap, AT91_PMC_PLL_ACR, val); in sam9x60_frac_pll_prepare()
[all …]
/drivers/hwmon/
Dw83773g.c61 static int get_local_temp(struct regmap *regmap, long *val) in get_local_temp() argument
66 ret = regmap_read(regmap, W83773_LOCAL_TEMP, &regval); in get_local_temp()
74 static int get_remote_temp(struct regmap *regmap, int index, long *val) in get_remote_temp() argument
80 ret = regmap_read(regmap, W83773_TEMP_MSB[index], &regval_high); in get_remote_temp()
84 ret = regmap_read(regmap, W83773_TEMP_LSB[index], &regval_low); in get_remote_temp()
92 static int get_fault(struct regmap *regmap, int index, long *val) in get_fault() argument
97 ret = regmap_read(regmap, W83773_STATUS[index], &regval); in get_fault()
105 static int get_offset(struct regmap *regmap, int index, long *val) in get_offset() argument
111 ret = regmap_read(regmap, W83773_OFFSET_MSB[index], &regval_high); in get_offset()
115 ret = regmap_read(regmap, W83773_OFFSET_LSB[index], &regval_low); in get_offset()
[all …]
/drivers/reset/hisilicon/
Dhi6220_reset.c41 struct regmap *regmap; member
48 struct regmap *regmap = data->regmap; in hi6220_peripheral_assert() local
53 return regmap_write(regmap, reg, BIT(offset)); in hi6220_peripheral_assert()
60 struct regmap *regmap = data->regmap; in hi6220_peripheral_deassert() local
65 return regmap_write(regmap, reg, BIT(offset)); in hi6220_peripheral_deassert()
77 struct regmap *regmap = data->regmap; in hi6220_media_assert() local
79 return regmap_write(regmap, SC_MEDIA_RSTEN, BIT(idx)); in hi6220_media_assert()
86 struct regmap *regmap = data->regmap; in hi6220_media_deassert() local
88 return regmap_write(regmap, SC_MEDIA_RSTDIS, BIT(idx)); in hi6220_media_deassert()
110 struct regmap *regmap = data->regmap; in hi6220_ao_assert() local
[all …]
/drivers/clk/davinci/
Dda8xx-cfgchip.c34 struct regmap *regmap; member
46 return regmap_write_bits(clk->regmap, clk->reg, clk->mask, clk->mask); in da8xx_cfgchip_gate_clk_enable()
53 regmap_write_bits(clk->regmap, clk->reg, clk->mask, 0); in da8xx_cfgchip_gate_clk_disable()
61 regmap_read(clk->regmap, clk->reg, &val); in da8xx_cfgchip_gate_clk_is_enabled()
89 struct regmap *regmap) in da8xx_cfgchip_gate_clk_register() argument
117 gate->regmap = regmap; in da8xx_cfgchip_gate_clk_register()
135 struct regmap *regmap) in da8xx_cfgchip_register_tbclk() argument
140 regmap); in da8xx_cfgchip_register_tbclk()
158 struct regmap *regmap) in da8xx_cfgchip_register_div4p5() argument
162 gate = da8xx_cfgchip_gate_clk_register(dev, &da8xx_div4p5ena_info, regmap); in da8xx_cfgchip_register_div4p5()
[all …]
/drivers/base/regmap/
Dinternal.h19 struct regmap;
35 void (*format_write)(struct regmap *map,
45 struct regmap *map;
49 struct regmap { struct
172 int (*init)(struct regmap *map); argument
173 int (*exit)(struct regmap *map);
175 void (*debugfs_init)(struct regmap *map);
177 int (*read)(struct regmap *map, unsigned int reg, unsigned int *value);
178 int (*write)(struct regmap *map, unsigned int reg, unsigned int value);
179 int (*sync)(struct regmap *map, unsigned int min, unsigned int max);
[all …]
/drivers/phy/cadence/
Dphy-cadence-torrent.c270 struct regmap *regmap; member
271 struct regmap *regmap_common_cdb;
272 struct regmap *regmap_phy_pcs_common_cdb;
273 struct regmap *regmap_phy_pma_common_cdb;
274 struct regmap *regmap_tx_lane_cdb[MAX_NUM_LANES];
275 struct regmap *regmap_rx_lane_cdb[MAX_NUM_LANES];
276 struct regmap *regmap_dptx_phy_reg;
468 static void cdns_torrent_phy_write(struct regmap *regmap, u32 offset, u32 val) in cdns_torrent_phy_write() argument
470 regmap_write(regmap, offset, val); in cdns_torrent_phy_write()
473 static u32 cdns_torrent_phy_read(struct regmap *regmap, u32 offset) in cdns_torrent_phy_read() argument
[all …]
/drivers/gpu/drm/bridge/
Dchrontel-ch7033.c200 struct regmap *regmap; member
336 regmap_write(priv->regmap, 0x03, 0x04); in ch7033_bridge_disable()
337 regmap_update_bits(priv->regmap, 0x52, RESETDB, 0x00); in ch7033_bridge_disable()
344 regmap_write(priv->regmap, 0x03, 0x04); in ch7033_bridge_enable()
345 regmap_update_bits(priv->regmap, 0x52, RESETDB, RESETDB); in ch7033_bridge_enable()
361 regmap_write(priv->regmap, 0x03, 0x04); in ch7033_bridge_mode_set()
364 regmap_write(priv->regmap, 0x52, 0x00); in ch7033_bridge_mode_set()
366 regmap_write(priv->regmap, 0x52, RESETIB); in ch7033_bridge_mode_set()
371 regmap_write(priv->regmap, 0x03, 0x00); in ch7033_bridge_mode_set()
374 regmap_update_bits(priv->regmap, 0x07, DRI_PD | IO_PD, 0); in ch7033_bridge_mode_set()
[all …]
Dlontium-lt9611.c36 struct regmap *regmap; member
127 return regmap_multi_reg_write(lt9611->regmap, reg_cfg, ARRAY_SIZE(reg_cfg)); in lt9611_mipi_input_analog()
145 return regmap_multi_reg_write(lt9611->regmap, reg_cfg, ARRAY_SIZE(reg_cfg)); in lt9611_mipi_input_digital()
167 regmap_write(lt9611->regmap, 0x830d, (u8)(v_total / 256)); in lt9611_mipi_video_setup()
168 regmap_write(lt9611->regmap, 0x830e, (u8)(v_total % 256)); in lt9611_mipi_video_setup()
170 regmap_write(lt9611->regmap, 0x830f, (u8)(vactive / 256)); in lt9611_mipi_video_setup()
171 regmap_write(lt9611->regmap, 0x8310, (u8)(vactive % 256)); in lt9611_mipi_video_setup()
173 regmap_write(lt9611->regmap, 0x8311, (u8)(h_total / 256)); in lt9611_mipi_video_setup()
174 regmap_write(lt9611->regmap, 0x8312, (u8)(h_total % 256)); in lt9611_mipi_video_setup()
176 regmap_write(lt9611->regmap, 0x8313, (u8)(hactive / 256)); in lt9611_mipi_video_setup()
[all …]
/drivers/clk/qcom/
Dclk-hfpll.c24 struct regmap *regmap = h->clkr.regmap; in __clk_hfpll_init_once() local
31 regmap_write(regmap, hd->config_reg, hd->config_val); in __clk_hfpll_init_once()
32 regmap_write(regmap, hd->m_reg, 0); in __clk_hfpll_init_once()
33 regmap_write(regmap, hd->n_reg, 1); in __clk_hfpll_init_once()
44 regmap_write(regmap, hd->user_reg, regval); in __clk_hfpll_init_once()
48 regmap_write(regmap, hd->droop_reg, hd->droop_val); in __clk_hfpll_init_once()
57 struct regmap *regmap = h->clkr.regmap; in __clk_hfpll_enable() local
63 regmap_update_bits(regmap, hd->mode_reg, PLL_BYPASSNL, PLL_BYPASSNL); in __clk_hfpll_enable()
72 regmap_update_bits(regmap, hd->mode_reg, PLL_RESET_N, PLL_RESET_N); in __clk_hfpll_enable()
77 regmap_read(regmap, hd->status_reg, &val); in __clk_hfpll_enable()
[all …]
Dclk-alpha-pll.c169 ret = regmap_read(pll->clkr.regmap, PLL_MODE(pll), &val); in wait_for_pll()
174 ret = regmap_read(pll->clkr.regmap, PLL_MODE(pll), &val); in wait_for_pll()
210 void clk_alpha_pll_configure(struct clk_alpha_pll *pll, struct regmap *regmap, in clk_alpha_pll_configure() argument
215 regmap_write(regmap, PLL_L_VAL(pll), config->l); in clk_alpha_pll_configure()
216 regmap_write(regmap, PLL_ALPHA_VAL(pll), config->alpha); in clk_alpha_pll_configure()
217 regmap_write(regmap, PLL_CONFIG_CTL(pll), config->config_ctl_val); in clk_alpha_pll_configure()
220 regmap_write(regmap, PLL_CONFIG_CTL_U(pll), in clk_alpha_pll_configure()
224 regmap_write(regmap, PLL_ALPHA_VAL_U(pll), config->alpha_hi); in clk_alpha_pll_configure()
244 regmap_update_bits(regmap, PLL_USER_CTL(pll), mask, val); in clk_alpha_pll_configure()
247 qcom_pll_set_fsm_mode(regmap, PLL_MODE(pll), 6, 0); in clk_alpha_pll_configure()
[all …]
Dclk-pll.c31 ret = regmap_read(pll->clkr.regmap, pll->mode_reg, &val); in clk_pll_enable()
40 ret = regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_BYPASSNL, in clk_pll_enable()
52 ret = regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_RESET_N, in clk_pll_enable()
61 return regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_OUTCTRL, in clk_pll_enable()
71 regmap_read(pll->clkr.regmap, pll->mode_reg, &val); in clk_pll_disable()
76 regmap_update_bits(pll->clkr.regmap, pll->mode_reg, mask, 0); in clk_pll_disable()
87 regmap_read(pll->clkr.regmap, pll->l_reg, &l); in clk_pll_recalc_rate()
88 regmap_read(pll->clkr.regmap, pll->m_reg, &m); in clk_pll_recalc_rate()
89 regmap_read(pll->clkr.regmap, pll->n_reg, &n); in clk_pll_recalc_rate()
103 regmap_read(pll->clkr.regmap, pll->config_reg, &config); in clk_pll_recalc_rate()
[all …]
/drivers/phy/mscc/
Dphy-ocelot-serdes.c22 struct regmap *regs;
36 static int __serdes_write_mcb_s6g(struct regmap *regmap, u8 macro, u32 op) in __serdes_write_mcb_s6g() argument
40 regmap_write(regmap, HSIO_MCB_S6G_ADDR_CFG, op | in __serdes_write_mcb_s6g()
43 return regmap_read_poll_timeout(regmap, HSIO_MCB_S6G_ADDR_CFG, regval, in __serdes_write_mcb_s6g()
48 static int serdes_commit_mcb_s6g(struct regmap *regmap, u8 macro) in serdes_commit_mcb_s6g() argument
50 return __serdes_write_mcb_s6g(regmap, macro, in serdes_commit_mcb_s6g()
54 static int serdes_update_mcb_s6g(struct regmap *regmap, u8 macro) in serdes_update_mcb_s6g() argument
56 return __serdes_write_mcb_s6g(regmap, macro, in serdes_update_mcb_s6g()
60 static int serdes_init_s6g(struct regmap *regmap, u8 serdes, int mode) in serdes_init_s6g() argument
89 ret = serdes_update_mcb_s6g(regmap, serdes); in serdes_init_s6g()
[all …]
/drivers/media/tuners/
Dm88rs6000t.c14 struct regmap *regmap; member
36 ret = regmap_read(dev->regmap, 0x15, &utmp); in m88rs6000t_set_demod_mclk()
98 ret = regmap_read(dev->regmap, 0x1D, &utmp); in m88rs6000t_set_demod_mclk()
108 ret = regmap_write(dev->regmap, 0x05, 0x40); in m88rs6000t_set_demod_mclk()
111 ret = regmap_write(dev->regmap, 0x11, 0x08); in m88rs6000t_set_demod_mclk()
114 ret = regmap_write(dev->regmap, 0x15, reg15); in m88rs6000t_set_demod_mclk()
117 ret = regmap_write(dev->regmap, 0x16, reg16); in m88rs6000t_set_demod_mclk()
120 ret = regmap_write(dev->regmap, 0x1D, reg1D); in m88rs6000t_set_demod_mclk()
123 ret = regmap_write(dev->regmap, 0x1E, reg1E); in m88rs6000t_set_demod_mclk()
126 ret = regmap_write(dev->regmap, 0x1F, reg1F); in m88rs6000t_set_demod_mclk()
[all …]
/drivers/input/misc/
Dpmic8xxx-pwrkey.c79 struct regmap *regmap; member
150 regmap_update_bits(pwrkey->regmap, PON_CNTL_1, mask, val); in pmic8xxx_pwrkey_shutdown()
159 static int pm8058_disable_smps_locally_set_pull_down(struct regmap *regmap, in pm8058_disable_smps_locally_set_pull_down() argument
168 error = regmap_write(regmap, test2_addr, bank); in pm8058_disable_smps_locally_set_pull_down()
172 error = regmap_read(regmap, test2_addr, &reg); in pm8058_disable_smps_locally_set_pull_down()
180 error = regmap_read(regmap, ctrl_addr, &reg); in pm8058_disable_smps_locally_set_pull_down()
211 error = regmap_write(regmap, test2_addr, bank); in pm8058_disable_smps_locally_set_pull_down()
215 error = regmap_update_bits(regmap, test2_addr, in pm8058_disable_smps_locally_set_pull_down()
225 error = regmap_write(regmap, test2_addr, bank); in pm8058_disable_smps_locally_set_pull_down()
229 error = regmap_update_bits(regmap, test2_addr, in pm8058_disable_smps_locally_set_pull_down()
[all …]
/drivers/mfd/
Dsyscon.c33 struct regmap *regmap; member
47 struct regmap *regmap; in of_syscon_register() local
114 regmap = regmap_init_mmio(NULL, base, &syscon_config); in of_syscon_register()
116 if (IS_ERR(regmap)) { in of_syscon_register()
118 ret = PTR_ERR(regmap); in of_syscon_register()
130 ret = regmap_mmio_attach_clk(regmap, clk); in of_syscon_register()
136 syscon->regmap = regmap; in of_syscon_register()
149 regmap_exit(regmap); in of_syscon_register()
157 static struct regmap *device_node_get_regmap(struct device_node *np, in device_node_get_regmap()
178 return syscon->regmap; in device_node_get_regmap()
[all …]
/drivers/watchdog/
Duniphier_wdt.c49 struct regmap *regmap; member
62 ret = regmap_write_bits(wdev->regmap, WDTCTRL, in uniphier_watchdog_ping()
69 ret = regmap_read_poll_timeout(wdev->regmap, WDTCTRL, val, in uniphier_watchdog_ping()
76 static int __uniphier_watchdog_start(struct regmap *regmap, unsigned int sec) in __uniphier_watchdog_start() argument
81 ret = regmap_read_poll_timeout(regmap, WDTCTRL, val, in __uniphier_watchdog_start()
88 ret = regmap_write(regmap, WDTTIMSET, in __uniphier_watchdog_start()
94 ret = regmap_write(regmap, WDTCTRL, WDTCTRL_ENABLE | WDTCTRL_CLEAR); in __uniphier_watchdog_start()
100 ret = regmap_read_poll_timeout(regmap, WDTCTRL, val, in __uniphier_watchdog_start()
107 static int __uniphier_watchdog_stop(struct regmap *regmap) in __uniphier_watchdog_stop() argument
110 return regmap_write_bits(regmap, WDTCTRL, WDTCTRL_ENABLE, 0); in __uniphier_watchdog_stop()
[all …]
/drivers/acpi/pmic/
Dintel_pmic_bytcrc.c188 static int intel_crc_pmic_get_power(struct regmap *regmap, int reg, in intel_crc_pmic_get_power() argument
193 if (regmap_read(regmap, reg, &data)) in intel_crc_pmic_get_power()
200 static int intel_crc_pmic_update_power(struct regmap *regmap, int reg, in intel_crc_pmic_update_power() argument
205 if (regmap_read(regmap, reg, &data)) in intel_crc_pmic_update_power()
215 if (regmap_write(regmap, reg, data)) in intel_crc_pmic_update_power()
220 static int intel_crc_pmic_get_raw_temp(struct regmap *regmap, int reg) in intel_crc_pmic_get_raw_temp() argument
228 if (regmap_read(regmap, reg, &temp_l) || in intel_crc_pmic_get_raw_temp()
229 regmap_read(regmap, reg - 1, &temp_h)) in intel_crc_pmic_get_raw_temp()
235 static int intel_crc_pmic_update_aux(struct regmap *regmap, int reg, int raw) in intel_crc_pmic_update_aux() argument
237 return regmap_write(regmap, reg, raw) || in intel_crc_pmic_update_aux()
[all …]
/drivers/media/dvb-frontends/
Dmn88473.c108 ret = regmap_write(dev->regmap[2], 0x05, 0x00); in mn88473_set_frontend()
111 ret = regmap_write(dev->regmap[2], 0xfb, 0x13); in mn88473_set_frontend()
114 ret = regmap_write(dev->regmap[2], 0xef, 0x13); in mn88473_set_frontend()
117 ret = regmap_write(dev->regmap[2], 0xf9, 0x13); in mn88473_set_frontend()
120 ret = regmap_write(dev->regmap[2], 0x00, 0x18); in mn88473_set_frontend()
123 ret = regmap_write(dev->regmap[2], 0x01, 0x01); in mn88473_set_frontend()
126 ret = regmap_write(dev->regmap[2], 0x02, 0x21); in mn88473_set_frontend()
129 ret = regmap_write(dev->regmap[2], 0x03, delivery_system_val); in mn88473_set_frontend()
132 ret = regmap_write(dev->regmap[2], 0x0b, 0x00); in mn88473_set_frontend()
137 ret = regmap_write(dev->regmap[2], 0x10 + i, if_val[i]); in mn88473_set_frontend()
[all …]
Dmn88472.c33 ret = regmap_read(dev->regmap[0], 0x7f, &utmp); in mn88472_read_status()
43 ret = regmap_read(dev->regmap[2], 0x92, &utmp); in mn88472_read_status()
58 ret = regmap_read(dev->regmap[1], 0x84, &utmp); in mn88472_read_status()
75 ret = regmap_bulk_read(dev->regmap[2], 0x8e + i, in mn88472_read_status()
93 ret = regmap_bulk_read(dev->regmap[0], 0x9c, buf, 2); in mn88472_read_status()
115 ret = regmap_bulk_read(dev->regmap[2], 0xbc + i, in mn88472_read_status()
149 ret = regmap_bulk_read(dev->regmap[1], 0xa1, buf, 4); in mn88472_read_status()
175 ret = regmap_bulk_read(dev->regmap[0], 0xe1, buf, 4); in mn88472_read_status()
299 ret = regmap_write(dev->regmap[2], 0x00, 0x66); in mn88472_set_frontend()
302 ret = regmap_write(dev->regmap[2], 0x01, 0x00); in mn88472_set_frontend()
[all …]
/drivers/net/ethernet/mediatek/
Dmtk_sgmii.c28 ss->regmap[i] = syscon_node_to_regmap(np); in mtk_sgmii_init()
30 if (IS_ERR(ss->regmap[i])) in mtk_sgmii_init()
31 return PTR_ERR(ss->regmap[i]); in mtk_sgmii_init()
41 if (!ss->regmap[id]) in mtk_sgmii_setup_mode_an()
45 regmap_write(ss->regmap[id], SGMSYS_PCS_LINK_TIMER, in mtk_sgmii_setup_mode_an()
48 regmap_read(ss->regmap[id], SGMSYS_SGMII_MODE, &val); in mtk_sgmii_setup_mode_an()
50 regmap_write(ss->regmap[id], SGMSYS_SGMII_MODE, val); in mtk_sgmii_setup_mode_an()
52 regmap_read(ss->regmap[id], SGMSYS_PCS_CONTROL_1, &val); in mtk_sgmii_setup_mode_an()
54 regmap_write(ss->regmap[id], SGMSYS_PCS_CONTROL_1, val); in mtk_sgmii_setup_mode_an()
56 regmap_read(ss->regmap[id], SGMSYS_QPHY_PWR_STATE_CTRL, &val); in mtk_sgmii_setup_mode_an()
[all …]
/drivers/media/i2c/
Dov7740.c92 struct regmap *regmap; member
274 struct regmap *regmap = ov7740->regmap; in ov7740_get_register() local
278 ret = regmap_read(regmap, reg->reg & 0xff, &val); in ov7740_get_register()
289 struct regmap *regmap = ov7740->regmap; in ov7740_set_register() local
291 regmap_write(regmap, reg->reg & 0xff, reg->val & 0xff); in ov7740_set_register()
337 struct regmap *regmap = ov7740->regmap; in ov7740_set_white_balance() local
341 ret = regmap_read(regmap, REG_ISP_CTRL00, &value); in ov7740_set_white_balance()
347 ret = regmap_write(regmap, REG_ISP_CTRL00, value); in ov7740_set_white_balance()
353 ret = regmap_write(regmap, REG_BGAIN, in ov7740_set_white_balance()
358 ret = regmap_write(regmap, REG_RGAIN, ov7740->red_balance->val); in ov7740_set_white_balance()
[all …]
/drivers/usb/typec/tcpm/
Dtcpci_mt6360.c47 static inline int mt6360_tcpc_read16(struct regmap *regmap, in mt6360_tcpc_read16() argument
50 return regmap_raw_read(regmap, reg, val, sizeof(u16)); in mt6360_tcpc_read16()
53 static inline int mt6360_tcpc_write16(struct regmap *regmap, in mt6360_tcpc_write16() argument
56 return regmap_raw_write(regmap, reg, &val, sizeof(u16)); in mt6360_tcpc_write16()
61 struct regmap *regmap = tdata->regmap; in mt6360_tcpc_init() local
64 ret = regmap_write(regmap, MT6360_REG_SWRESET, 0x01); in mt6360_tcpc_init()
72 ret = mt6360_tcpc_write16(regmap, TCPC_ALERT_MASK, 0); in mt6360_tcpc_init()
77 ret = regmap_write(regmap, MT6360_REG_I2CTORST, 0x8F); in mt6360_tcpc_init()
82 ret = regmap_write(regmap, MT6360_REG_DEBCTRL1, 0x10); in mt6360_tcpc_init()
87 ret = regmap_write(regmap, MT6360_REG_DRPCTRL1, 4); in mt6360_tcpc_init()
[all …]

12345678910>>...60