Home
last modified time | relevance | path

Searched refs:seq1 (Results 1 – 7 of 7) sorted by relevance

/drivers/video/
Dvgastate.c52 u8 misc, attr10, gr4, gr5, gr6, seq1, seq2, seq4; in save_vga_text() local
76 seq1 = vga_rseq(state->vgabase, VGA_SEQ_CLOCK_MODE); in save_vga_text()
78 vga_wseq(state->vgabase, VGA_SEQ_CLOCK_MODE, seq1 | 1 << 5); in save_vga_text()
132 vga_wseq(state->vgabase, VGA_SEQ_CLOCK_MODE, seq1 & ~(1 << 5)); in save_vga_text()
135 vga_wseq(state->vgabase, VGA_SEQ_CLOCK_MODE, seq1); in save_vga_text()
143 u8 seq1, seq2, seq4; in restore_vga_text() local
156 seq1 = vga_rseq(state->vgabase, VGA_SEQ_CLOCK_MODE); in restore_vga_text()
158 vga_wseq(state->vgabase, VGA_SEQ_CLOCK_MODE, seq1 | 1 << 5); in restore_vga_text()
210 vga_wseq(state->vgabase, VGA_SEQ_CLOCK_MODE, seq1 & ~(1 << 5)); in restore_vga_text()
221 vga_wseq(state->vgabase, VGA_SEQ_CLOCK_MODE, seq1); in restore_vga_text()
/drivers/gpu/drm/mgag200/
Dmgag200_mode.c1325 u8 seq0, seq1, crtcext1; in mgag200_enable_display() local
1339 RREG_SEQ(0x01, seq1); in mgag200_enable_display()
1340 seq1 &= ~MGAREG_SEQ1_SCROFF; in mgag200_enable_display()
1341 WREG_SEQ(0x01, seq1); in mgag200_enable_display()
1353 u8 seq0, seq1, crtcext1; in mgag200_disable_display() local
1366 RREG_SEQ(0x01, seq1); in mgag200_disable_display()
1367 seq1 |= MGAREG_SEQ1_SCROFF; in mgag200_disable_display()
1368 WREG_SEQ(0x01, seq1); in mgag200_disable_display()
/drivers/gpu/drm/nouveau/dispnv04/
Dhw.h245 uint8_t seq1 = NVReadVgaSeq(dev, head, NV_VIO_SR_CLOCK_INDEX); in NVVgaProtect() local
249 NVWriteVgaSeq(dev, head, NV_VIO_SR_CLOCK_INDEX, seq1 | 0x20); in NVVgaProtect()
252 NVWriteVgaSeq(dev, head, NV_VIO_SR_CLOCK_INDEX, seq1 & ~0x20); /* reenable display */ in NVVgaProtect()
Dcrtc.c180 unsigned char seq1 = 0, crtc17 = 0; in nv_crtc_dpms() local
200 seq1 = 0x20; in nv_crtc_dpms()
206 seq1 = 0x20; in nv_crtc_dpms()
212 seq1 = 0x20; in nv_crtc_dpms()
219 seq1 = 0x00; in nv_crtc_dpms()
226 seq1 |= (NVReadVgaSeq(dev, nv_crtc->index, NV_VIO_SR_CLOCK_INDEX) & ~0x20); in nv_crtc_dpms()
227 NVWriteVgaSeq(dev, nv_crtc->index, NV_VIO_SR_CLOCK_INDEX, seq1); in nv_crtc_dpms()
Dhw.c112 unsigned char seq1; in NVBlankScreen() local
117 seq1 = NVReadVgaSeq(dev, head, NV_VIO_SR_CLOCK_INDEX); in NVBlankScreen()
121 NVWriteVgaSeq(dev, head, NV_VIO_SR_CLOCK_INDEX, seq1 | 0x20); in NVBlankScreen()
123 NVWriteVgaSeq(dev, head, NV_VIO_SR_CLOCK_INDEX, seq1 & ~0x20); in NVBlankScreen()
/drivers/gpu/drm/i915/
Di915_request.h399 static inline bool i915_seqno_passed(u32 seq1, u32 seq2) in i915_seqno_passed() argument
401 return (s32)(seq1 - seq2) >= 0; in i915_seqno_passed()
/drivers/net/ethernet/sfc/
Dptp.c186 u32 seq1; member
1233 (evt->seq1 == match->words[1])) { in efx_ptp_match_rx()
1911 evt->seq1 = (EFX_QWORD_FIELD(ptp->evt_frags[2], in ptp_event_rx()