| /drivers/mmc/host/ |
| D | mmci.c | 342 if (readl(host->base + MMCISTATUS) & host->variant->busy_detect_flag) in mmci_card_busy()
392 datactrl |= host->datactrl_reg & host->variant->busy_dpsm_flag; in mmci_write_datactrlreg()
405 struct variant_data *variant = host->variant; in mmci_set_clkreg() local
406 u32 clk = variant->clkreg; in mmci_set_clkreg()
412 if (variant->explicit_mclk_control) { in mmci_set_clkreg()
416 if (variant->st_clkdiv) in mmci_set_clkreg()
419 } else if (variant->st_clkdiv) { in mmci_set_clkreg()
441 clk |= variant->clkreg_enable; in mmci_set_clkreg()
453 clk |= variant->clkreg_8bit_bus_enable; in mmci_set_clkreg()
457 clk |= variant->clkreg_neg_edge_enable; in mmci_set_clkreg()
[all …]
|
| /drivers/video/fbdev/ |
| D | s3c-fb.c | 60 #define OSD_BASE(win, variant) ((variant).osd + ((win) * (variant).osd_stride)) argument
61 #define VIDOSD_A(win, variant) (OSD_BASE(win, variant) + 0x00) argument
62 #define VIDOSD_B(win, variant) (OSD_BASE(win, variant) + 0x04) argument
63 #define VIDOSD_C(win, variant) (OSD_BASE(win, variant) + 0x08) argument
64 #define VIDOSD_D(win, variant) (OSD_BASE(win, variant) + 0x0C) argument
135 struct s3c_fb_variant variant; member
169 struct s3c_fb_win_variant variant; member
208 struct s3c_fb_variant variant; member
228 return win->variant.valid_bpp & VALID_BPP(bpp); in s3c_fb_validate_win_bpp()
265 if (sfb->variant.palette[win->index] != 0) { in s3c_fb_check_var()
[all …]
|
| /drivers/phy/broadcom/ |
| D | phy-bcm63xx-usbh.c | 101 const struct bcm63xx_usbh_phy_variant *variant; member
226 return (usbh->variant->regs[reg] >= 0); in usbh_has_reg()
231 return __raw_readl(usbh->base + usbh->variant->regs[reg]); in usbh_readl()
237 __raw_writel(value, usbh->base + usbh->variant->regs[reg]); in usbh_writel()
276 if (usbh->device_mode && usbh->variant->swapctl_dev_set) in bcm63xx_usbh_phy_init()
277 val |= usbh->variant->swapctl_dev_set; in bcm63xx_usbh_phy_init()
285 val |= usbh->variant->setup_set; in bcm63xx_usbh_phy_init()
286 val &= ~usbh->variant->setup_clr; in bcm63xx_usbh_phy_init()
294 val |= usbh->variant->usc_set; in bcm63xx_usbh_phy_init()
299 if (usbh->variant->tpc_val && in bcm63xx_usbh_phy_init()
[all …]
|
| /drivers/input/keyboard/ |
| D | stmpe-keypad.c | 131 const struct stmpe_keypad_variant *variant; member
142 const struct stmpe_keypad_variant *variant = keypad->variant; in stmpe_keypad_read_data() local
147 if (variant->auto_increment) in stmpe_keypad_read_data()
149 variant->num_data, data); in stmpe_keypad_read_data()
151 for (i = 0; i < variant->num_data; i++) { in stmpe_keypad_read_data()
166 const struct stmpe_keypad_variant *variant = keypad->variant; in stmpe_keypad_irq() local
175 for (i = 0; i < variant->num_normal_data; i++) { in stmpe_keypad_irq()
196 const struct stmpe_keypad_variant *variant = keypad->variant; in stmpe_keypad_altfunc_init() local
197 unsigned int col_gpios = variant->col_gpios; in stmpe_keypad_altfunc_init()
198 unsigned int row_gpios = variant->row_gpios; in stmpe_keypad_altfunc_init()
[all …]
|
| D | tm2-touchkey.c | 52 const struct touchkey_variant *variant; member
96 data = touchkey->variant->cmd_led_off; in tm2_touchkey_led_brightness_set()
99 data = touchkey->variant->cmd_led_on; in tm2_touchkey_led_brightness_set()
102 if (!touchkey->variant->fixed_regulator) in tm2_touchkey_led_brightness_set()
105 return touchkey->variant->no_reg ? in tm2_touchkey_led_brightness_set()
108 touchkey->variant->base_reg, data); in tm2_touchkey_led_brightness_set()
141 if (touchkey->variant->no_reg) in tm2_touchkey_irq_handler()
145 touchkey->variant->keycode_reg); in tm2_touchkey_irq_handler()
171 if (touchkey->variant->fixed_regulator && in tm2_touchkey_irq_handler()
203 touchkey->variant = of_device_get_match_data(&client->dev); in tm2_touchkey_probe()
[all …]
|
| /drivers/gpu/drm/sun4i/ |
| D | sun4i_hdmi_i2c.c | 41 (hdmi->variant->ddc_fifo_thres_incl ? 0 : 1); in fifo_transfer()
59 readsb(hdmi->base + hdmi->variant->ddc_fifo_reg, buf, len); in fifo_transfer()
61 writesb(hdmi->base + hdmi->variant->ddc_fifo_reg, buf, len); in fifo_transfer()
76 if (hdmi->variant->ddc_fifo_has_dir) { in xfer_msg()
98 hdmi->variant->ddc_fifo_thres_incl ? 0 : 1); in xfer_msg()
202 hdmi->variant->field_ddc_en); in sun4i_hdmi_init_regmap_fields()
208 hdmi->variant->field_ddc_start); in sun4i_hdmi_init_regmap_fields()
214 hdmi->variant->field_ddc_reset); in sun4i_hdmi_init_regmap_fields()
220 hdmi->variant->field_ddc_addr_reg); in sun4i_hdmi_init_regmap_fields()
226 hdmi->variant->field_ddc_slave_addr); in sun4i_hdmi_init_regmap_fields()
[all …]
|
| D | sun8i_hdmi_phy.c | 352 if (phy->variant->has_phy_clk) in sun8i_hdmi_phy_config()
355 return phy->variant->phy_config(hdmi, phy, mode->crtc_clock * 1000); in sun8i_hdmi_phy_config()
382 phy->variant->phy_disable(hdmi, phy); in sun8i_hdmi_phy_disable()
531 if (phy->variant->has_phy_clk) { in sun8i_hdmi_phy_init()
533 phy->variant->has_second_pll); in sun8i_hdmi_phy_init()
542 phy->variant->phy_init(phy); in sun8i_hdmi_phy_init()
568 struct sun8i_hdmi_phy_variant *variant = phy->variant; in sun8i_hdmi_phy_set_ops() local
570 if (variant->is_custom_phy) { in sun8i_hdmi_phy_set_ops()
575 plat_data->mpll_cfg = variant->mpll_cfg; in sun8i_hdmi_phy_set_ops()
576 plat_data->cur_ctr = variant->cur_ctr; in sun8i_hdmi_phy_set_ops()
[all …]
|
| /drivers/clocksource/ |
| D | samsung_pwm_timer.c | 67 struct samsung_pwm_variant variant; member
108 bits = (fls(divisor) - 1) - pwm.variant.div_base; in samsung_timer_set_divisor()
226 if (pwm.variant.has_tint_cstat) { in samsung_clockevent_resume()
249 if (pwm.variant.has_tint_cstat) { in samsung_clock_event_isr()
283 if (pwm.variant.has_tint_cstat) { in samsung_clockevent_init()
350 pwm.variant.bits, clock_rate); in samsung_clocksource_init()
352 samsung_clocksource.mask = CLOCKSOURCE_MASK(pwm.variant.bits); in samsung_clocksource_init()
360 pwm.tcnt_max = (1UL << pwm.variant.bits) - 1; in samsung_timer_resources()
361 if (pwm.variant.bits == 16) { in samsung_timer_resources()
378 mask = ~pwm.variant.output_mask & ((1 << SAMSUNG_PWM_NUM) - 1); in _samsung_pwm_clocksource_init()
[all …]
|
| /drivers/gpu/drm/pl111/ |
| D | pl111_display.c | 55 u32 cpp = priv->variant->fb_bpp / 8; in pl111_mode_valid()
174 if (priv->variant->broken_clockdivider) in pl111_display_enable()
248 if (priv->variant->st_bitmux_control) in pl111_display_enable()
260 if (priv->variant->st_bitmux_control) in pl111_display_enable()
265 if (priv->variant->st_bitmux_control) in pl111_display_enable()
270 if (priv->variant->st_bitmux_control) in pl111_display_enable()
277 if (priv->variant->st_bitmux_control) in pl111_display_enable()
283 if (priv->variant->is_pl110) in pl111_display_enable()
285 else if (priv->variant->st_bitmux_control) in pl111_display_enable()
291 if (priv->variant->is_pl110) in pl111_display_enable()
[all …]
|
| /drivers/net/ethernet/stmicro/stmmac/ |
| D | dwmac-mediatek.c | 51 const struct mediatek_dwmac_variant *variant; member
94 plat->num_clks_to_config = plat->variant->num_clks - 1; in mt2712_set_interface()
290 if (tx_delay_ps < plat->variant->tx_delay_max) { in mediatek_dwmac_config_dt()
299 if (rx_delay_ps < plat->variant->rx_delay_max) { in mediatek_dwmac_config_dt()
317 const struct mediatek_dwmac_variant *variant = plat->variant; in mediatek_dwmac_clk_init() local
318 int i, num = variant->num_clks; in mediatek_dwmac_clk_init()
325 plat->clks[i].id = variant->clk_list[i]; in mediatek_dwmac_clk_init()
327 plat->num_clks_to_config = variant->num_clks; in mediatek_dwmac_clk_init()
335 const struct mediatek_dwmac_variant *variant = plat->variant; in mediatek_dwmac_init() local
338 ret = dma_set_mask_and_coherent(plat->dev, DMA_BIT_MASK(variant->dma_bit_mask)); in mediatek_dwmac_init()
[all …]
|
| /drivers/mfd/ |
| D | stmpe.c | 49 return stmpe->variant->enable(stmpe, blocks, true); in __stmpe_enable()
54 return stmpe->variant->enable(stmpe, blocks, false); in __stmpe_disable()
268 struct stmpe_variant_info *variant = stmpe->variant; in stmpe_set_altfunc() local
270 int af_bits = variant->af_bits; in stmpe_set_altfunc()
276 if (!variant->get_altfunc) in stmpe_set_altfunc()
290 af = variant->get_altfunc(stmpe, block); in stmpe_set_altfunc()
742 if (!stmpe->variant->enable_autosleep) in stmpe_autosleep()
746 ret = stmpe->variant->enable_autosleep(stmpe, autosleep_timeout); in stmpe_autosleep()
895 u16 id_val = stmpe->variant->id_val; in stmpe_reset()
1085 struct stmpe_variant_info *variant = stmpe->variant; in stmpe_irq() local
[all …]
|
| /drivers/pwm/ |
| D | pwm-samsung.c | 83 struct samsung_pwm_variant variant; member
128 bits = (fls(divisor) - 1) - pwm->variant.div_base; in pwm_samsung_set_divisor()
142 struct samsung_pwm_variant *variant = &chip->variant; in pwm_samsung_is_tdiv() local
149 return (BIT(reg) & variant->tclk_mask) == 0; in pwm_samsung_is_tdiv()
171 struct samsung_pwm_variant *variant = &chip->variant; in pwm_samsung_calc_tin() local
196 if (variant->bits < 32) { in pwm_samsung_calc_tin()
198 for (div = variant->div_base; div < 4; ++div) in pwm_samsung_calc_tin()
199 if ((rate >> (variant->bits + div)) < freq) in pwm_samsung_calc_tin()
206 div = variant->div_base; in pwm_samsung_calc_tin()
219 if (!(our_chip->variant.output_mask & BIT(pwm->hwpwm))) { in pwm_samsung_request()
[all …]
|
| /drivers/pci/controller/dwc/ |
| D | pcie-artpec6.c | 36 enum artpec_pcie_variants variant; member
41 enum artpec_pcie_variants variant; member
201 switch (artpec6_pcie->variant) { in artpec6_pcie_wait_for_phy()
275 switch (artpec6_pcie->variant) { in artpec6_pcie_init_phy()
290 switch (artpec6_pcie->variant) { in artpec6_pcie_assert_core_reset()
306 switch (artpec6_pcie->variant) { in artpec6_pcie_deassert_core_reset()
323 if (artpec6_pcie->variant == ARTPEC7) { in artpec6_pcie_host_init()
446 enum artpec_pcie_variants variant; in artpec6_pcie_probe() local
454 variant = (enum artpec_pcie_variants)data->variant; in artpec6_pcie_probe()
469 artpec6_pcie->variant = variant; in artpec6_pcie_probe()
[all …]
|
| /drivers/staging/media/hantro/ |
| D | hantro_drv.c | 87 clk_bulk_disable(vpu->variant->num_clocks, vpu->clocks); in hantro_job_finish()
169 ret = clk_bulk_enable(ctx->dev->variant->num_clocks, ctx->dev->clocks); in device_run()
418 allowed_codecs = vpu->variant->codec & HANTRO_ENCODERS; in hantro_open()
421 allowed_codecs = vpu->variant->codec & HANTRO_DECODERS; in hantro_open()
693 if (!vpu->variant->enc_fmts) in hantro_add_enc_func()
701 if (!vpu->variant->dec_fmts) in hantro_add_dec_func()
757 vpu->variant = match->data; in hantro_probe()
761 vpu->clocks = devm_kcalloc(&pdev->dev, vpu->variant->num_clocks, in hantro_probe()
766 for (i = 0; i < vpu->variant->num_clocks; i++) in hantro_probe()
767 vpu->clocks[i].id = vpu->variant->clk_names[i]; in hantro_probe()
[all …]
|
| /drivers/pinctrl/mvebu/ |
| D | pinctrl-mvebu.c | 55 u8 variant; member
113 if (!pctl->variant || (pctl->variant & in mvebu_pinctrl_find_setting_by_val()
114 grp->settings[n].variant)) in mvebu_pinctrl_find_setting_by_val()
128 if (!pctl->variant || (pctl->variant & in mvebu_pinctrl_find_setting_by_name()
129 grp->settings[n].variant)) in mvebu_pinctrl_find_setting_by_name()
143 if (!pctl->variant || (pctl->variant & in mvebu_pinctrl_find_gpio_setting()
144 grp->settings[n].variant)) in mvebu_pinctrl_find_gpio_setting()
231 if (pctl->variant && in mvebu_pinconf_group_dbg_show()
232 !(pctl->variant & grp->settings[n].variant)) in mvebu_pinconf_group_dbg_show()
512 if (pctl->variant && in mvebu_pinctrl_build_functions()
[all …]
|
| /drivers/iio/magnetometer/ |
| D | hmc5843_core.c | 276 for (i = 0; i < data->variant->n_regval_to_samp_freq; i++) in hmc5843_show_samp_freq_avail()
278 "%d.%d ", data->variant->regval_to_samp_freq[i][0], in hmc5843_show_samp_freq_avail()
279 data->variant->regval_to_samp_freq[i][1]); in hmc5843_show_samp_freq_avail()
307 for (i = 0; i < data->variant->n_regval_to_samp_freq; i++) in hmc5843_get_samp_freq_index()
308 if (val == data->variant->regval_to_samp_freq[i][0] && in hmc5843_get_samp_freq_index()
309 val2 == data->variant->regval_to_samp_freq[i][1]) in hmc5843_get_samp_freq_index()
337 for (i = 0; i < data->variant->n_regval_to_nanoscale; i++) in hmc5843_show_scale_avail()
339 "0.%09d ", data->variant->regval_to_nanoscale[i]); in hmc5843_show_scale_avail()
357 for (i = 0; i < data->variant->n_regval_to_nanoscale; i++) in hmc5843_get_scale_index()
358 if (val2 == data->variant->regval_to_nanoscale[i]) in hmc5843_get_scale_index()
[all …]
|
| /drivers/media/platform/exynos-gsc/ |
| D | gsc-core.c | 393 struct gsc_variant *variant = gsc->variant; in gsc_try_fmt_mplane() local
416 max_w = variant->pix_max->target_rot_dis_w; in gsc_try_fmt_mplane()
417 max_h = variant->pix_max->target_rot_dis_h; in gsc_try_fmt_mplane()
419 mod_x = ffs(variant->pix_align->org_w) - 1; in gsc_try_fmt_mplane()
421 mod_y = ffs(variant->pix_align->org_h) - 1; in gsc_try_fmt_mplane()
423 mod_y = ffs(variant->pix_align->org_h) - 2; in gsc_try_fmt_mplane()
426 min_w = variant->pix_min->org_w; in gsc_try_fmt_mplane()
427 min_h = variant->pix_min->org_h; in gsc_try_fmt_mplane()
429 min_w = variant->pix_min->target_rot_dis_w; in gsc_try_fmt_mplane()
430 min_h = variant->pix_min->target_rot_dis_h; in gsc_try_fmt_mplane()
[all …]
|
| /drivers/crypto/allwinner/sun8i-ss/ |
| D | sun8i-ss-core.c | 547 if (!ss->variant->ss_clks[i].name) in sun8i_ss_pm_resume()
552 ss->variant->ss_clks[i].name); in sun8i_ss_pm_resume()
603 ss_method = ss->variant->alg_cipher[id]; in sun8i_ss_register_algs()
612 ss_method = ss->variant->op_mode[id]; in sun8i_ss_register_algs()
639 ss_method = ss->variant->alg_hash[id]; in sun8i_ss_register_algs()
698 if (!ss->variant->ss_clks[i].name) in sun8i_ss_get_clks()
700 ss->ssclks[i] = devm_clk_get(ss->dev, ss->variant->ss_clks[i].name); in sun8i_ss_get_clks()
704 ss->variant->ss_clks[i].name, err); in sun8i_ss_get_clks()
710 if (ss->variant->ss_clks[i].freq > 0 && in sun8i_ss_get_clks()
711 cr != ss->variant->ss_clks[i].freq) { in sun8i_ss_get_clks()
[all …]
|
| /drivers/media/platform/mtk-jpeg/ |
| D | mtk_jpeg_core.c | 139 strscpy(cap->driver, jpeg->variant->dev_name, sizeof(cap->driver)); in mtk_jpeg_querycap()
140 strscpy(cap->card, jpeg->variant->dev_name, sizeof(cap->card)); in mtk_jpeg_querycap()
221 return mtk_jpeg_enum_fmt(jpeg->variant->formats, in mtk_jpeg_enum_fmt_vid_cap()
222 jpeg->variant->num_formats, f, in mtk_jpeg_enum_fmt_vid_cap()
232 return mtk_jpeg_enum_fmt(jpeg->variant->formats, in mtk_jpeg_enum_fmt_vid_out()
233 jpeg->variant->num_formats, f, in mtk_jpeg_enum_fmt_vid_out()
361 fmt = mtk_jpeg_find_format(jpeg->variant->formats, in mtk_jpeg_try_fmt_vid_cap_mplane()
362 jpeg->variant->num_formats, in mtk_jpeg_try_fmt_vid_cap_mplane()
390 fmt = mtk_jpeg_find_format(jpeg->variant->formats, in mtk_jpeg_try_fmt_vid_out_mplane()
391 jpeg->variant->num_formats, in mtk_jpeg_try_fmt_vid_out_mplane()
[all …]
|
| /drivers/crypto/allwinner/sun8i-ce/ |
| D | sun8i-ce-core.c | 178 switch (ce->variant->esr) { in sun8i_ce_run_task()
685 if (!ce->variant->ce_clks[i].name) in sun8i_ce_pm_resume()
690 ce->variant->ce_clks[i].name); in sun8i_ce_pm_resume()
734 if (!ce->variant->ce_clks[i].name) in sun8i_ce_get_clks()
736 ce->ceclks[i] = devm_clk_get(ce->dev, ce->variant->ce_clks[i].name); in sun8i_ce_get_clks()
740 ce->variant->ce_clks[i].name, err); in sun8i_ce_get_clks()
746 if (ce->variant->ce_clks[i].freq > 0 && in sun8i_ce_get_clks()
747 cr != ce->variant->ce_clks[i].freq) { in sun8i_ce_get_clks()
749 ce->variant->ce_clks[i].name, in sun8i_ce_get_clks()
750 ce->variant->ce_clks[i].freq, in sun8i_ce_get_clks()
[all …]
|
| /drivers/media/platform/mtk-mdp/ |
| D | mtk_mdp_m2m.c | 177 struct mtk_mdp_variant *variant = mdp->variant; in mtk_mdp_try_fmt_mplane() local
204 max_w = variant->pix_max->target_rot_dis_w; in mtk_mdp_try_fmt_mplane()
205 max_h = variant->pix_max->target_rot_dis_h; in mtk_mdp_try_fmt_mplane()
209 align_w = variant->pix_align->org_w; in mtk_mdp_try_fmt_mplane()
210 align_h = variant->pix_align->org_h; in mtk_mdp_try_fmt_mplane()
217 min_w = variant->pix_min->org_w; in mtk_mdp_try_fmt_mplane()
218 min_h = variant->pix_min->org_h; in mtk_mdp_try_fmt_mplane()
220 min_w = variant->pix_min->target_rot_dis_w; in mtk_mdp_try_fmt_mplane()
221 min_h = variant->pix_min->target_rot_dis_h; in mtk_mdp_try_fmt_mplane()
283 struct mtk_mdp_variant *variant = mdp->variant; in mtk_mdp_try_crop() local
[all …]
|
| /drivers/iio/imu/ |
| D | adis16400.c | 180 struct adis16400_chip_info *variant; member
288 if (st->variant->flags & ADIS16400_HAS_SERIAL_NUMBER) in adis16400_debugfs_init()
291 if (st->variant->flags & ADIS16400_HAS_PROD_ID) in adis16400_debugfs_init()
448 if (st->variant->flags & ADIS16400_HAS_SLOW_MODE) in adis16400_initial_setup()
459 if (st->variant->flags & ADIS16400_HAS_PROD_ID) { in adis16400_initial_setup()
479 if (st->variant->flags & ADIS16400_HAS_SLOW_MODE) { in adis16400_initial_setup()
523 sps = st->variant->get_freq(st); in adis16400_write_raw()
540 ret = st->variant->set_freq(st, sps); in adis16400_write_raw()
563 *val2 = st->variant->gyro_scale_micro; in adis16400_read_raw()
577 *val2 = st->variant->accel_scale_micro; in adis16400_read_raw()
[all …]
|
| /drivers/gpu/drm/vc4/ |
| D | vc4_hdmi_phy.c | 345 const struct vc4_hdmi_variant *variant = vc4_hdmi->variant; in vc5_hdmi_phy_init() local
430 phy_get_channel_settings(variant->phy_lane_mapping[PHY_LANE_0], in vc5_hdmi_phy_init()
433 phy_get_channel_settings(variant->phy_lane_mapping[PHY_LANE_1], in vc5_hdmi_phy_init()
436 phy_get_channel_settings(variant->phy_lane_mapping[PHY_LANE_2], in vc5_hdmi_phy_init()
439 phy_get_channel_settings(variant->phy_lane_mapping[PHY_LANE_CK], in vc5_hdmi_phy_init()
484 VC4_SET_FIELD(variant->phy_lane_mapping[PHY_LANE_0], in vc5_hdmi_phy_init()
486 VC4_SET_FIELD(variant->phy_lane_mapping[PHY_LANE_1], in vc5_hdmi_phy_init()
488 VC4_SET_FIELD(variant->phy_lane_mapping[PHY_LANE_2], in vc5_hdmi_phy_init()
490 VC4_SET_FIELD(variant->phy_lane_mapping[PHY_LANE_CK], in vc5_hdmi_phy_init()
|
| D | vc4_hdmi.c | 282 &vc4_hdmi->variant->registers[HDMI_RAM_PACKET_START]; in vc4_hdmi_write_infoframe()
420 if (vc4_hdmi->variant->phy_disable) in vc4_hdmi_encoder_post_crtc_powerdown()
421 vc4_hdmi->variant->phy_disable(vc4_hdmi); in vc4_hdmi_encoder_post_crtc_powerdown()
699 if (vc4_hdmi->variant->phy_init) in vc4_hdmi_encoder_pre_crtc_configure()
700 vc4_hdmi->variant->phy_init(vc4_hdmi, mode); in vc4_hdmi_encoder_pre_crtc_configure()
707 if (vc4_hdmi->variant->set_timings) in vc4_hdmi_encoder_pre_crtc_configure()
708 vc4_hdmi->variant->set_timings(vc4_hdmi, mode); in vc4_hdmi_encoder_pre_crtc_configure()
719 if (vc4_hdmi->variant->csc_setup) in vc4_hdmi_encoder_pre_crtc_enable()
720 vc4_hdmi->variant->csc_setup(vc4_hdmi, true); in vc4_hdmi_encoder_pre_crtc_enable()
724 if (vc4_hdmi->variant->csc_setup) in vc4_hdmi_encoder_pre_crtc_enable()
[all …]
|
| /drivers/staging/comedi/drivers/ |
| D | ni_tio.c | 105 static inline unsigned int GI_PRESCALE_X2(enum ni_gpct_variant variant) in GI_PRESCALE_X2() argument
107 switch (variant) { in GI_PRESCALE_X2()
118 static inline unsigned int GI_PRESCALE_X8(enum ni_gpct_variant variant) in GI_PRESCALE_X8() argument
120 switch (variant) { in GI_PRESCALE_X8()
133 switch (counter_dev->variant) { in ni_tio_has_gate2_registers()
296 if (counting_mode_bits & GI_PRESCALE_X2(counter_dev->variant)) in ni_tio_clock_src_modifiers()
298 if (counting_mode_bits & GI_PRESCALE_X8(counter_dev->variant)) in ni_tio_clock_src_modifiers()
431 switch (counter->counter_dev->variant) { in ni_tio_generic_clock_src_select()
456 switch (counter_dev->variant) { in ni_tio_set_sync_mode()
569 switch (counter_dev->variant) { in ni_tio_arm()
[all …]
|