Home
last modified time | relevance | path

Searched refs:video_div_table (Results 1 – 5 of 5) sorted by relevance

/drivers/clk/imx/
Dclk-imx6q.c110 static struct clk_div_table video_div_table[] = { variable
464 video_div_table[1].div = 1; in imx6q_clocks_init()
465 video_div_table[3].div = 1; in imx6q_clocks_init()
599 …_div", "pll5_post_div", CLK_SET_RATE_PARENT, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_loc… in imx6q_clocks_init()
Dclk-imx6sl.c86 static const struct clk_div_table video_div_table[] = { variable
269 …iv", "pll5_post_div", CLK_SET_RATE_PARENT, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_loc… in imx6sl_clocks_init()
Dclk-imx6sll.c66 static const struct clk_div_table video_div_table[] = { variable
182 CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock); in imx6sll_clocks_init()
Dclk-imx6ul.c89 static const struct clk_div_table video_div_table[] = { variable
224 CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock); in imx6ul_clocks_init()
Dclk-imx6sx.c103 static const struct clk_div_table video_div_table[] = { variable
254 CLK_SET_RATE_PARENT, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock); in imx6sx_clocks_init()