Home
last modified time | relevance | path

Searched defs:enable_mask (Results 1 – 25 of 53) sorted by relevance

123

/drivers/clk/mmp/
Dclk-apmu.c25 u32 enable_mask; member
69 void __iomem *base, u32 enable_mask, spinlock_t *lock) in mmp_clk_register_apmu()
/drivers/acpi/acpica/
Dhwgpe.c138 u64 enable_mask; in acpi_hw_low_set_gpe() local
340 acpi_hw_gpe_enable_write(u8 enable_mask, in acpi_hw_gpe_enable_write()
447 u8 enable_mask; in acpi_hw_enable_runtime_gpe_block() local
/drivers/clk/qcom/
Dclk-pll.c147 u32 enable_mask = PLL_OUTCTRL | PLL_BYPASSNL | PLL_RESET_N; in clk_pll_set_rate() local
307 u32 enable_mask = PLL_OUTCTRL | PLL_BYPASSNL | PLL_RESET_N; in clk_pll_sr2_set_rate() local
Dclk-regmap.h24 unsigned int enable_mask; member
/drivers/gpu/drm/i915/display/
Dintel_fifo_underrun.c94 u32 enable_mask; in i9xx_check_fifo_underruns() local
119 u32 enable_mask = i915_pipestat_enable_mask(dev_priv, pipe); in i9xx_set_fifo_underrun_reporting() local
/drivers/gpu/drm/i915/
Di915_irq.c450 u32 enable_mask = status_mask << 16; in i915_pipestat_enable_mask() local
494 u32 enable_mask; in i915_enable_pipestat() local
517 u32 enable_mask; in i915_disable_pipestat() local
1317 u32 status_mask, enable_mask, iir_bit = 0; in i9xx_pipestat_irq_ack() local
2767 u32 enable_mask; in vlv_display_irq_postinstall() local
3040 u32 enable_mask) in icp_ddi_hpd_detection_setup()
3050 u32 enable_mask) in icp_tc_hpd_detection_setup()
3544 u16 enable_mask; in i8xx_irq_postinstall() local
3713 u32 enable_mask; in i915_irq_postinstall() local
3819 u32 enable_mask; in i965_irq_postinstall() local
/drivers/gpu/drm/i915/gt/
Dintel_gt_pm_irq.c93 void gen6_gt_pm_enable_irq(struct intel_gt *gt, u32 enable_mask) in gen6_gt_pm_enable_irq()
/drivers/gpu/drm/amd/display/dc/irq/
Dirq_service.h50 uint32_t enable_mask; member
/drivers/gpu/drm/amd/pm/powerplay/
Dkv_smc.c56 int amdgpu_kv_dpm_get_enable_mask(struct amdgpu_device *adev, u32 *enable_mask) in amdgpu_kv_dpm_get_enable_mask()
/drivers/gpu/drm/radeon/
Dkv_smc.c53 int kv_dpm_get_enable_mask(struct radeon_device *rdev, u32 *enable_mask) in kv_dpm_get_enable_mask()
Ddce6_afmt.c259 u8 enable_mask) in dce6_audio_enable()
Devergreen_hdmi.c39 u8 enable_mask) in dce4_audio_enable()
/drivers/iio/light/
Dtcs3472.c548 u8 enable_mask = TCS3472_ENABLE_AEN | TCS3472_ENABLE_PON; in tcs3472_powerdown() local
588 u8 enable_mask = TCS3472_ENABLE_AEN | TCS3472_ENABLE_PON; in tcs3472_resume() local
/drivers/regulator/
Dpbias-regulator.c32 u32 enable_mask; member
Daat2870-regulator.c25 u8 enable_mask; member
/drivers/clk/microchip/
Dclk-core.h53 const u32 enable_mask; member
/drivers/input/misc/
Dpm8xxx-vibrator.c23 unsigned int enable_mask; member
/drivers/clk/
Dclk-palmas.c36 unsigned int enable_mask; member
/drivers/bus/
Dqcom-ebi2.c109 u32 enable_mask; member
/drivers/watchdog/
Dst_lpc_wdt.c38 unsigned int enable_mask; member
/drivers/pwm/
Dpwm-mtk-disp.c31 u32 enable_mask; member
/drivers/clocksource/
Dtimer-armada-370-xp.c82 static u32 enable_mask; variable
/drivers/usb/dwc3/
Ddrd.c27 static void dwc3_otg_enable_events(struct dwc3 *dwc, u32 enable_mask) in dwc3_otg_enable_events()
/drivers/interconnect/qcom/
Dicc-rpmh.h101 u32 enable_mask; member
/drivers/clk/mvebu/
Dclk-corediv.c84 u32 enable_mask = BIT(desc->fieldbit) << soc_desc->enable_bit_offset; in clk_corediv_is_enabled() local

123