Home
last modified time | relevance | path

Searched defs:idx (Results 1 – 25 of 1747) sorted by relevance

12345678910>>...70

/drivers/clk/uniphier/
Dclk-uniphier-sys.c23 #define UNIPHIER_LD4_SYS_CLK_NAND(idx) \ argument
27 #define UNIPHIER_PRO5_SYS_CLK_NAND(idx) \ argument
31 #define UNIPHIER_LD11_SYS_CLK_NAND(idx) \ argument
35 #define UNIPHIER_SYS_CLK_NAND_4X(idx) \ argument
38 #define UNIPHIER_LD11_SYS_CLK_EMMC(idx) \ argument
41 #define UNIPHIER_LD4_SYS_CLK_STDMAC(idx) \ argument
44 #define UNIPHIER_LD11_SYS_CLK_STDMAC(idx) \ argument
47 #define UNIPHIER_LD11_SYS_CLK_HSC(idx) \ argument
50 #define UNIPHIER_PRO4_SYS_CLK_GIO(idx) \ argument
53 #define UNIPHIER_PRO4_SYS_CLK_USB3(idx, ch) \ argument
[all …]
Dclk-uniphier-peri.c9 #define UNIPHIER_PERI_CLK_UART(idx, ch) \ argument
15 #define UNIPHIER_PERI_CLK_I2C(idx, ch) \ argument
18 #define UNIPHIER_PERI_CLK_FI2C(idx, ch) \ argument
21 #define UNIPHIER_PERI_CLK_SCSSI(idx, ch) \ argument
24 #define UNIPHIER_PERI_CLK_MCSSI(idx) \ argument
/drivers/net/ethernet/huawei/hinic/
Dhinic_hw_csr.h21 #define HINIC_CSR_DMA_ATTR_ADDR(idx) \ argument
27 #define HINIC_CSR_PPF_ELECTION_ADDR(idx) \ argument
35 #define HINIC_CSR_API_CMD_CHAIN_HEAD_HI_ADDR(idx) \ argument
38 #define HINIC_CSR_API_CMD_CHAIN_HEAD_LO_ADDR(idx) \ argument
41 #define HINIC_CSR_API_CMD_STATUS_HI_ADDR(idx) \ argument
44 #define HINIC_CSR_API_CMD_STATUS_LO_ADDR(idx) \ argument
47 #define HINIC_CSR_API_CMD_CHAIN_NUM_CELLS_ADDR(idx) \ argument
50 #define HINIC_CSR_API_CMD_CHAIN_CTRL_ADDR(idx) \ argument
53 #define HINIC_CSR_API_CMD_CHAIN_PI_ADDR(idx) \ argument
56 #define HINIC_CSR_API_CMD_CHAIN_REQ_ADDR(idx) \ argument
[all …]
/drivers/net/ethernet/ibm/emac/
Drgmii.c34 #define RGMII_FER_MASK(idx) (0x7 << ((idx) * 4)) argument
35 #define RGMII_FER_RTBI(idx) (0x4 << ((idx) * 4)) argument
36 #define RGMII_FER_RGMII(idx) (0x5 << ((idx) * 4)) argument
37 #define RGMII_FER_TBI(idx) (0x6 << ((idx) * 4)) argument
38 #define RGMII_FER_GMII(idx) (0x7 << ((idx) * 4)) argument
39 #define RGMII_FER_MII(idx) RGMII_FER_GMII(idx) argument
42 #define RGMII_SSR_MASK(idx) (0x7 << ((idx) * 8)) argument
43 #define RGMII_SSR_10(idx) (0x1 << ((idx) * 8)) argument
44 #define RGMII_SSR_100(idx) (0x2 << ((idx) * 8)) argument
45 #define RGMII_SSR_1000(idx) (0x4 << ((idx) * 8)) argument
Dzmii.c29 #define ZMII_FER_MDI(idx) (0x80000000 >> ((idx) * 4)) argument
33 #define ZMII_FER_SMII(idx) (0x40000000 >> ((idx) * 4)) argument
34 #define ZMII_FER_RMII(idx) (0x20000000 >> ((idx) * 4)) argument
35 #define ZMII_FER_MII(idx) (0x10000000 >> ((idx) * 4)) argument
38 #define ZMII_SSR_SCI(idx) (0x40000000 >> ((idx) * 4)) argument
39 #define ZMII_SSR_FSS(idx) (0x20000000 >> ((idx) * 4)) argument
40 #define ZMII_SSR_SP(idx) (0x10000000 >> ((idx) * 4)) argument
/drivers/input/misc/
Dad714x.c213 static void ad714x_button_state_machine(struct ad714x_chip *ad714x, int idx) in ad714x_button_state_machine()
248 static void ad714x_slider_cal_sensor_val(struct ad714x_chip *ad714x, int idx) in ad714x_slider_cal_sensor_val()
266 static void ad714x_slider_cal_highest_stage(struct ad714x_chip *ad714x, int idx) in ad714x_slider_cal_highest_stage()
291 static void ad714x_slider_cal_abs_pos(struct ad714x_chip *ad714x, int idx) in ad714x_slider_cal_abs_pos()
313 static void ad714x_slider_cal_flt_pos(struct ad714x_chip *ad714x, int idx) in ad714x_slider_cal_flt_pos()
324 static void ad714x_slider_use_com_int(struct ad714x_chip *ad714x, int idx) in ad714x_slider_use_com_int()
331 static void ad714x_slider_use_thr_int(struct ad714x_chip *ad714x, int idx) in ad714x_slider_use_thr_int()
338 static void ad714x_slider_state_machine(struct ad714x_chip *ad714x, int idx) in ad714x_slider_state_machine()
407 static void ad714x_wheel_cal_highest_stage(struct ad714x_chip *ad714x, int idx) in ad714x_wheel_cal_highest_stage()
420 static void ad714x_wheel_cal_sensor_val(struct ad714x_chip *ad714x, int idx) in ad714x_wheel_cal_sensor_val()
[all …]
/drivers/perf/
Darm_smmuv3_pmu.c148 unsigned int idx; in smmu_pmu_enable_quirk_hip08_09() local
167 unsigned int idx; in smmu_pmu_disable_quirk_hip08_09() local
181 u32 idx, u64 value) in smmu_pmu_counter_set_value()
189 static inline u64 smmu_pmu_counter_get_value(struct smmu_pmu *smmu_pmu, u32 idx) in smmu_pmu_counter_get_value()
201 static inline void smmu_pmu_counter_enable(struct smmu_pmu *smmu_pmu, u32 idx) in smmu_pmu_counter_enable()
206 static inline void smmu_pmu_counter_disable(struct smmu_pmu *smmu_pmu, u32 idx) in smmu_pmu_counter_disable()
211 static inline void smmu_pmu_interrupt_enable(struct smmu_pmu *smmu_pmu, u32 idx) in smmu_pmu_interrupt_enable()
217 u32 idx) in smmu_pmu_interrupt_disable()
222 static inline void smmu_pmu_set_evtyper(struct smmu_pmu *smmu_pmu, u32 idx, in smmu_pmu_set_evtyper()
228 static inline void smmu_pmu_set_smr(struct smmu_pmu *smmu_pmu, u32 idx, u32 val) in smmu_pmu_set_smr()
[all …]
Dqcom_l2_pmu.c155 static inline u32 idx_to_reg_bit(u32 idx) in idx_to_reg_bit()
188 static inline void cluster_pmu_counter_set_value(u32 idx, u64 value) in cluster_pmu_counter_set_value()
196 static inline u64 cluster_pmu_counter_get_value(u32 idx) in cluster_pmu_counter_get_value()
208 static inline void cluster_pmu_counter_enable(u32 idx) in cluster_pmu_counter_enable()
213 static inline void cluster_pmu_counter_disable(u32 idx) in cluster_pmu_counter_disable()
218 static inline void cluster_pmu_counter_enable_interrupt(u32 idx) in cluster_pmu_counter_enable_interrupt()
223 static inline void cluster_pmu_counter_disable_interrupt(u32 idx) in cluster_pmu_counter_disable_interrupt()
292 static inline bool cluster_pmu_counter_has_overflowed(u32 ovsr, u32 idx) in cluster_pmu_counter_has_overflowed()
301 u32 idx = hwc->idx; in l2_cache_event_update() local
322 u32 idx = hwc->idx; in l2_cache_cluster_set_period() local
[all …]
/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_sspp.c138 u32 *idx) in _sspp_subblk_offset()
173 u32 idx; in dpu_hw_sspp_setup_multirect() local
200 u32 idx; in _sspp_setup_opmode() local
221 u32 idx; in _sspp_setup_csc10_opmode() local
248 u32 idx; in dpu_hw_sspp_setup_format() local
364 u32 idx; in dpu_hw_sspp_setup_pe_config() local
419 u32 idx; in _dpu_hw_sspp_setup_scaler3() local
434 u32 idx; in _dpu_hw_sspp_get_scaler3_ver() local
452 u32 idx; in dpu_hw_sspp_setup_rects() local
519 u32 idx; in dpu_hw_sspp_setup_sourceaddress() local
[all …]
/drivers/net/ethernet/chelsio/cxgb/
Dfpga_defs.h215 #define MAC_REG_ADDR(idx, reg) (MAC_REG_BASE + (idx) * 128 + (reg)) argument
217 #define MAC_REG_IDLO(idx) MAC_REG_ADDR(idx, A_GMAC_MACID_LO) argument
218 #define MAC_REG_IDHI(idx) MAC_REG_ADDR(idx, A_GMAC_MACID_HI) argument
219 #define MAC_REG_CSR(idx) MAC_REG_ADDR(idx, A_GMAC_CSR) argument
220 #define MAC_REG_IFS(idx) MAC_REG_ADDR(idx, A_GMAC_IFS) argument
221 #define MAC_REG_LARGEFRAMELENGTH(idx) MAC_REG_ADDR(idx, A_GMAC_JUMBO_FRAME_LEN) argument
222 #define MAC_REG_LINKDLY(idx) MAC_REG_ADDR(idx, A_GMAC_LNK_DLY) argument
223 #define MAC_REG_PAUSETIME(idx) MAC_REG_ADDR(idx, A_GMAC_PAUSETIME) argument
224 #define MAC_REG_CASTLO(idx) MAC_REG_ADDR(idx, A_GMAC_MCAST_LO) argument
225 #define MAC_REG_MCASTHI(idx) MAC_REG_ADDR(idx, A_GMAC_MCAST_HI) argument
[all …]
/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
Dgk104.c145 read_clk(struct gk104_clk *clk, int idx) in read_clk()
223 calc_div(struct gk104_clk *clk, int idx, u32 ref, u32 freq, u32 *ddiv) in calc_div()
234 calc_src(struct gk104_clk *clk, int idx, u32 freq, u32 *dsrc, u32 *ddiv) in calc_src()
263 calc_pll(struct gk104_clk *clk, int idx, u32 freq, u32 *coef) in calc_pll()
288 struct nvkm_cstate *cstate, int idx, int dom) in calc_clk()
357 gk104_clk_prog_0(struct gk104_clk *clk, int idx) in gk104_clk_prog_0()
368 gk104_clk_prog_1_0(struct gk104_clk *clk, int idx) in gk104_clk_prog_1_0()
379 gk104_clk_prog_1_1(struct gk104_clk *clk, int idx) in gk104_clk_prog_1_1()
386 gk104_clk_prog_2(struct gk104_clk *clk, int idx) in gk104_clk_prog_2()
411 gk104_clk_prog_3(struct gk104_clk *clk, int idx) in gk104_clk_prog_3()
[all …]
Dgf100.c133 read_clk(struct gf100_clk *clk, int idx) in read_clk()
210 calc_div(struct gf100_clk *clk, int idx, u32 ref, u32 freq, u32 *ddiv) in calc_div()
221 calc_src(struct gf100_clk *clk, int idx, u32 freq, u32 *dsrc, u32 *ddiv) in calc_src()
250 calc_pll(struct gf100_clk *clk, int idx, u32 freq, u32 *coef) in calc_pll()
274 calc_clk(struct gf100_clk *clk, struct nvkm_cstate *cstate, int idx, int dom) in calc_clk()
344 gf100_clk_prog_0(struct gf100_clk *clk, int idx) in gf100_clk_prog_0()
355 gf100_clk_prog_1(struct gf100_clk *clk, int idx) in gf100_clk_prog_1()
366 gf100_clk_prog_2(struct gf100_clk *clk, int idx) in gf100_clk_prog_2()
393 gf100_clk_prog_3(struct gf100_clk *clk, int idx) in gf100_clk_prog_3()
408 gf100_clk_prog_4(struct gf100_clk *clk, int idx) in gf100_clk_prog_4()
Dgt215.c43 read_vco(struct gt215_clk *clk, int idx) in read_vco()
61 read_clk(struct gt215_clk *clk, int idx, bool ignore_en) in read_clk()
108 read_pll(struct gt215_clk *clk, int idx, u32 pll) in read_pll()
187 gt215_clk_info(struct nvkm_clk *base, int idx, u32 khz, in gt215_clk_info()
235 gt215_pll_info(struct nvkm_clk *base, int idx, u32 pll, u32 khz, in gt215_pll_info()
275 int idx, u32 pll, int dom) in calc_clk()
363 prog_pll(struct gt215_clk *clk, int idx, u32 pll, int dom) in prog_pll()
407 prog_clk(struct gt215_clk *clk, int idx, int dom) in prog_clk()
/drivers/gpu/drm/nouveau/nvkm/subdev/bios/
Ddisp.c59 nvbios_disp_entry(struct nvkm_bios *bios, u8 idx, u8 *ver, u8 *len, u8 *sub) in nvbios_disp_entry()
70 nvbios_disp_parse(struct nvkm_bios *bios, u8 idx, u8 *ver, u8 *len, u8 *sub, in nvbios_disp_parse()
82 nvbios_outp_entry(struct nvkm_bios *bios, u8 idx, in nvbios_outp_entry()
96 nvbios_outp_parse(struct nvkm_bios *bios, u8 idx, in nvbios_outp_parse()
119 u16 data, idx = 0; in nvbios_outp_match() local
130 nvbios_ocfg_entry(struct nvkm_bios *bios, u16 outp, u8 idx, in nvbios_ocfg_entry()
139 nvbios_ocfg_parse(struct nvkm_bios *bios, u16 outp, u8 idx, in nvbios_ocfg_parse()
156 u16 data, idx = 0; in nvbios_ocfg_match() local
Ddp.c60 nvbios_dpout_entry(struct nvkm_bios *bios, u8 idx, in nvbios_dpout_entry()
91 nvbios_dpout_parse(struct nvkm_bios *bios, u8 idx, in nvbios_dpout_parse()
142 u16 data, idx = 0; in nvbios_dpout_match() local
153 nvbios_dpcfg_entry(struct nvkm_bios *bios, u16 outp, u8 idx, in nvbios_dpcfg_entry()
171 nvbios_dpcfg_parse(struct nvkm_bios *bios, u16 outp, u8 idx, in nvbios_dpcfg_parse()
211 u8 idx = 0xff; in nvbios_dpcfg_match() local
Drammap.c60 nvbios_rammapEe(struct nvkm_bios *bios, int idx, in nvbios_rammapEe()
91 nvbios_rammapEp(struct nvkm_bios *bios, int idx, in nvbios_rammapEp()
136 int idx = 0; in nvbios_rammapEm() local
147 u8 ever, u8 ehdr, u8 ecnt, u8 elen, int idx, u8 *ver, u8 *hdr) in nvbios_rammapSe()
159 nvbios_rammapSp_from_perf(struct nvkm_bios *bios, u32 data, u8 size, int idx, in nvbios_rammapSp_from_perf()
191 u8 ever, u8 ehdr, u8 ecnt, u8 elen, int idx, in nvbios_rammapSp()
Dcstep.c59 nvbios_cstepEe(struct nvkm_bios *bios, int idx, u8 *ver, u8 *hdr) in nvbios_cstepEe()
72 nvbios_cstepEp(struct nvkm_bios *bios, int idx, u8 *ver, u8 *hdr, in nvbios_cstepEp()
88 u32 data, idx = 0; in nvbios_cstepEm() local
97 nvbios_cstepXe(struct nvkm_bios *bios, int idx, u8 *ver, u8 *hdr) in nvbios_cstepXe()
110 nvbios_cstepXp(struct nvkm_bios *bios, int idx, u8 *ver, u8 *hdr, in nvbios_cstepXp()
Dboost.c59 nvbios_boostEe(struct nvkm_bios *bios, int idx, in nvbios_boostEe()
75 nvbios_boostEp(struct nvkm_bios *bios, int idx, in nvbios_boostEp()
92 u32 data, idx = 0; in nvbios_boostEm() local
101 nvbios_boostSe(struct nvkm_bios *bios, int idx, in nvbios_boostSe()
113 nvbios_boostSp(struct nvkm_bios *bios, int idx, in nvbios_boostSp()
/drivers/net/ethernet/ti/
Dcpsw_ale.c107 int idx, idx2; in cpsw_ale_get_field() local
125 int idx, idx2; in cpsw_ale_set_field() local
312 static int cpsw_ale_read(struct cpsw_ale *ale, int idx, u32 *ale_entry) in cpsw_ale_read()
327 static int cpsw_ale_write(struct cpsw_ale *ale, int idx, u32 *ale_entry) in cpsw_ale_write()
346 int type, idx; in cpsw_ale_match_addr() local
367 int type, idx; in cpsw_ale_match_vlan() local
383 int type, idx; in cpsw_ale_match_free() local
397 int type, idx; in cpsw_ale_find_ageable() local
436 int ret, idx; in cpsw_ale_flush_multicast() local
483 int idx; in cpsw_ale_add_ucast() local
[all …]
/drivers/media/pci/pt3/
Dpt3_dma.c16 static u32 get_dma_base(int idx) in get_dma_base()
61 static u8 *next_unit(struct pt3_adapter *adap, int *idx, int *ofs) in next_unit()
75 int idx, ofs; in pt3_proc_dma() local
107 int idx, ofs; in pt3_init_dmabuf() local
150 int idx, ofs; in pt3_alloc_dmabuf() local
/drivers/infiniband/hw/i40iw/
Di40iw_hmc.c60 u32 idx, in i40iw_find_sd_index_limit()
90 u32 idx, in i40iw_find_pd_index_limit()
113 u32 idx, in i40iw_set_sd_entry()
130 static inline void i40iw_clr_sd_entry(u32 idx, enum i40iw_sd_entry_type type, in i40iw_clr_sd_entry()
231 u16 idx; in i40iw_vfdev_from_fpm() local
252 u16 idx; in i40iw_vf_hmcinfo_from_fpm() local
694 u32 idx, in i40iw_remove_pd_bp()
747 enum i40iw_status_code i40iw_prep_remove_sd_bp(struct i40iw_hmc_info *hmc_info, u32 idx) in i40iw_prep_remove_sd_bp()
768 u32 idx) in i40iw_prep_remove_pd_page()
/drivers/reset/hisilicon/
Dhi6220_reset.c45 unsigned long idx) in hi6220_peripheral_assert()
57 unsigned long idx) in hi6220_peripheral_deassert()
74 unsigned long idx) in hi6220_media_assert()
83 unsigned long idx) in hi6220_media_deassert()
107 unsigned long idx) in hi6220_ao_assert()
126 unsigned long idx) in hi6220_ao_deassert()
/drivers/reset/sti/
Dreset-syscfg.c50 unsigned long idx, int assert) in syscfg_reset_program_hw()
89 unsigned long idx) in syscfg_reset_assert()
95 unsigned long idx) in syscfg_reset_deassert()
101 unsigned long idx) in syscfg_reset_dev()
113 unsigned long idx) in syscfg_reset_status()
/drivers/net/ethernet/intel/i40e/
Di40e_hmc.c190 u32 idx) in i40e_remove_pd_bp()
245 u32 idx) in i40e_prep_remove_sd_bp()
274 u32 idx, bool is_pf) in i40e_remove_sd_bp_new()
294 u32 idx) in i40e_prep_remove_pd_page()
323 u32 idx, bool is_pf) in i40e_remove_pd_page_new()
/drivers/hwtracing/coresight/
Dcoresight-etm4x-sysfs.c15 u8 idx; in etm4_set_mode_exclude() local
852 u8 val, idx; in addr_instdatatype_show() local
872 u8 idx; in addr_instdatatype_store() local
897 u8 idx; in addr_single_show() local
918 u8 idx; in addr_single_store() local
945 u8 idx; in addr_range_show() local
974 u8 idx; in addr_range_store() local
1026 u8 idx; in addr_start_show() local
1049 u8 idx; in addr_start_store() local
1081 u8 idx; in addr_stop_show() local
[all …]

12345678910>>...70