Home
last modified time | relevance | path

Searched refs:MC_SEQ_STATUS_M__SLF_D0__SHIFT (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_6_0_sh_mask.h8765 #define MC_SEQ_STATUS_M__SLF_D0__SHIFT 0x00000004 macro
Dgmc_7_1_sh_mask.h8632 #define MC_SEQ_STATUS_M__SLF_D0__SHIFT 0x4 macro
Dgmc_8_1_sh_mask.h9546 #define MC_SEQ_STATUS_M__SLF_D0__SHIFT 0x4 macro