• Home
  • Raw
  • Download

Lines Matching refs:pp_hwmgr

28 struct pp_hwmgr;
399 extern int phm_disable_clock_power_gatings(struct pp_hwmgr *hwmgr);
400 extern int phm_powerdown_uvd(struct pp_hwmgr *hwmgr);
401 extern int phm_setup_asic(struct pp_hwmgr *hwmgr);
402 extern int phm_enable_dynamic_state_management(struct pp_hwmgr *hwmgr);
403 extern int phm_disable_dynamic_state_management(struct pp_hwmgr *hwmgr);
404 extern bool phm_is_hw_access_blocked(struct pp_hwmgr *hwmgr);
405 extern int phm_block_hw_access(struct pp_hwmgr *hwmgr, bool block);
406 extern int phm_set_power_state(struct pp_hwmgr *hwmgr,
410 extern int phm_apply_state_adjust_rules(struct pp_hwmgr *hwmgr,
414 extern int phm_apply_clock_adjust_rules(struct pp_hwmgr *hwmgr);
416 extern int phm_force_dpm_levels(struct pp_hwmgr *hwmgr, enum amd_dpm_forced_level level);
417 extern int phm_pre_display_configuration_changed(struct pp_hwmgr *hwmgr);
418 extern int phm_display_configuration_changed(struct pp_hwmgr *hwmgr);
419 extern int phm_notify_smc_display_config_after_ps_adjustment(struct pp_hwmgr *hwmgr);
420 extern int phm_register_irq_handlers(struct pp_hwmgr *hwmgr);
421 extern int phm_start_thermal_controller(struct pp_hwmgr *hwmgr);
422 extern int phm_stop_thermal_controller(struct pp_hwmgr *hwmgr);
423 extern bool phm_check_smc_update_required_for_display_configuration(struct pp_hwmgr *hwmgr);
425 extern int phm_check_states_equal(struct pp_hwmgr *hwmgr,
430 extern int phm_store_dal_configuration_data(struct pp_hwmgr *hwmgr,
433 extern int phm_get_dal_power_level(struct pp_hwmgr *hwmgr,
436 extern int phm_set_cpu_power_state(struct pp_hwmgr *hwmgr);
438 extern int phm_power_down_asic(struct pp_hwmgr *hwmgr);
440 extern int phm_get_performance_level(struct pp_hwmgr *hwmgr, const struct pp_hw_power_state *state,
444 extern int phm_get_clock_info(struct pp_hwmgr *hwmgr, const struct pp_hw_power_state *state,
448 extern int phm_get_current_shallow_sleep_clocks(struct pp_hwmgr *hwmgr, const struct pp_hw_power_st…
450 extern int phm_get_clock_by_type(struct pp_hwmgr *hwmgr, enum amd_pp_clock_type type, struct amd_pp…
452 extern int phm_get_clock_by_type_with_latency(struct pp_hwmgr *hwmgr,
455 extern int phm_get_clock_by_type_with_voltage(struct pp_hwmgr *hwmgr,
458 extern int phm_set_watermarks_for_clocks_ranges(struct pp_hwmgr *hwmgr,
460 extern int phm_display_clock_voltage_request(struct pp_hwmgr *hwmgr,
463 extern int phm_get_max_high_clocks(struct pp_hwmgr *hwmgr, struct amd_pp_simple_clock_info *clocks);
464 extern int phm_disable_smc_firmware_ctf(struct pp_hwmgr *hwmgr);
466 extern int phm_set_active_display_count(struct pp_hwmgr *hwmgr, uint32_t count);