• Home
  • Raw
  • Download

Lines Matching refs:smu_lock

52 	mutex_init(&hwmgr->smu_lock);  in amd_powerplay_create()
181 mutex_lock(&hwmgr->smu_lock); in pp_late_init()
184 mutex_unlock(&hwmgr->smu_lock); in pp_late_init()
359 mutex_lock(&hwmgr->smu_lock); in pp_dpm_force_performance_level()
363 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_force_performance_level()
377 mutex_lock(&hwmgr->smu_lock); in pp_dpm_get_performance_level()
379 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_get_performance_level()
395 mutex_lock(&hwmgr->smu_lock); in pp_dpm_get_sclk()
397 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_get_sclk()
413 mutex_lock(&hwmgr->smu_lock); in pp_dpm_get_mclk()
415 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_get_mclk()
430 mutex_lock(&hwmgr->smu_lock); in pp_dpm_powergate_vce()
432 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_powergate_vce()
446 mutex_lock(&hwmgr->smu_lock); in pp_dpm_powergate_uvd()
448 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_powergate_uvd()
460 mutex_lock(&hwmgr->smu_lock); in pp_dpm_dispatch_tasks()
462 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_dispatch_tasks()
476 mutex_lock(&hwmgr->smu_lock); in pp_dpm_get_current_power_state()
497 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_get_current_power_state()
513 mutex_lock(&hwmgr->smu_lock); in pp_dpm_set_fan_control_mode()
515 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_set_fan_control_mode()
530 mutex_lock(&hwmgr->smu_lock); in pp_dpm_get_fan_control_mode()
532 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_get_fan_control_mode()
548 mutex_lock(&hwmgr->smu_lock); in pp_dpm_set_fan_speed_pwm()
550 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_set_fan_speed_pwm()
567 mutex_lock(&hwmgr->smu_lock); in pp_dpm_get_fan_speed_pwm()
569 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_get_fan_speed_pwm()
584 mutex_lock(&hwmgr->smu_lock); in pp_dpm_get_fan_speed_rpm()
586 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_get_fan_speed_rpm()
602 mutex_lock(&hwmgr->smu_lock); in pp_dpm_set_fan_speed_rpm()
604 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_set_fan_speed_rpm()
619 mutex_lock(&hwmgr->smu_lock); in pp_dpm_get_pp_num_states()
643 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_get_pp_num_states()
655 mutex_lock(&hwmgr->smu_lock); in pp_dpm_get_pp_table()
658 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_get_pp_table()
686 mutex_lock(&hwmgr->smu_lock); in pp_dpm_set_pp_table()
708 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_set_pp_table()
711 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_set_pp_table()
734 mutex_lock(&hwmgr->smu_lock); in pp_dpm_force_clock_level()
736 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_force_clock_level()
753 mutex_lock(&hwmgr->smu_lock); in pp_dpm_print_clock_levels()
755 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_print_clock_levels()
771 mutex_lock(&hwmgr->smu_lock); in pp_dpm_get_sclk_od()
773 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_get_sclk_od()
790 mutex_lock(&hwmgr->smu_lock); in pp_dpm_set_sclk_od()
792 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_set_sclk_od()
808 mutex_lock(&hwmgr->smu_lock); in pp_dpm_get_mclk_od()
810 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_get_mclk_od()
826 mutex_lock(&hwmgr->smu_lock); in pp_dpm_set_mclk_od()
828 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_set_mclk_od()
855 mutex_lock(&hwmgr->smu_lock); in pp_dpm_read_sensor()
857 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_read_sensor()
908 mutex_lock(&hwmgr->smu_lock); in pp_set_power_profile_mode()
910 mutex_unlock(&hwmgr->smu_lock); in pp_set_power_profile_mode()
977 mutex_lock(&hwmgr->smu_lock); in pp_dpm_switch_power_profile()
994 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_switch_power_profile()
1001 mutex_unlock(&hwmgr->smu_lock); in pp_dpm_switch_power_profile()
1031 mutex_lock(&hwmgr->smu_lock); in pp_set_power_limit()
1034 mutex_unlock(&hwmgr->smu_lock); in pp_set_power_limit()
1051 mutex_lock(&hwmgr->smu_lock); in pp_get_power_limit()
1072 mutex_unlock(&hwmgr->smu_lock); in pp_get_power_limit()
1085 mutex_lock(&hwmgr->smu_lock); in pp_display_configuration_change()
1087 mutex_unlock(&hwmgr->smu_lock); in pp_display_configuration_change()
1100 mutex_lock(&hwmgr->smu_lock); in pp_get_display_power_level()
1102 mutex_unlock(&hwmgr->smu_lock); in pp_get_display_power_level()
1117 mutex_lock(&hwmgr->smu_lock); in pp_get_current_clocks()
1131 mutex_unlock(&hwmgr->smu_lock); in pp_get_current_clocks()
1154 mutex_unlock(&hwmgr->smu_lock); in pp_get_current_clocks()
1169 mutex_lock(&hwmgr->smu_lock); in pp_get_clock_by_type()
1171 mutex_unlock(&hwmgr->smu_lock); in pp_get_clock_by_type()
1185 mutex_lock(&hwmgr->smu_lock); in pp_get_clock_by_type_with_latency()
1187 mutex_unlock(&hwmgr->smu_lock); in pp_get_clock_by_type_with_latency()
1201 mutex_lock(&hwmgr->smu_lock); in pp_get_clock_by_type_with_voltage()
1205 mutex_unlock(&hwmgr->smu_lock); in pp_get_clock_by_type_with_voltage()
1218 mutex_lock(&hwmgr->smu_lock); in pp_set_watermarks_for_clocks_ranges()
1221 mutex_unlock(&hwmgr->smu_lock); in pp_set_watermarks_for_clocks_ranges()
1235 mutex_lock(&hwmgr->smu_lock); in pp_display_clock_voltage_request()
1237 mutex_unlock(&hwmgr->smu_lock); in pp_display_clock_voltage_request()
1253 mutex_lock(&hwmgr->smu_lock); in pp_get_display_mode_validation_clocks()
1258 mutex_unlock(&hwmgr->smu_lock); in pp_get_display_mode_validation_clocks()
1365 mutex_lock(&hwmgr->smu_lock); in pp_notify_smu_enable_pwe()
1367 mutex_unlock(&hwmgr->smu_lock); in pp_notify_smu_enable_pwe()
1383 mutex_lock(&hwmgr->smu_lock); in pp_enable_mgpu_fan_boost()
1385 mutex_unlock(&hwmgr->smu_lock); in pp_enable_mgpu_fan_boost()
1402 mutex_lock(&hwmgr->smu_lock); in pp_set_min_deep_sleep_dcefclk()
1404 mutex_unlock(&hwmgr->smu_lock); in pp_set_min_deep_sleep_dcefclk()
1421 mutex_lock(&hwmgr->smu_lock); in pp_set_hard_min_dcefclk_by_freq()
1423 mutex_unlock(&hwmgr->smu_lock); in pp_set_hard_min_dcefclk_by_freq()
1440 mutex_lock(&hwmgr->smu_lock); in pp_set_hard_min_fclk_by_freq()
1442 mutex_unlock(&hwmgr->smu_lock); in pp_set_hard_min_fclk_by_freq()
1455 mutex_lock(&hwmgr->smu_lock); in pp_set_active_display_count()
1457 mutex_unlock(&hwmgr->smu_lock); in pp_set_active_display_count()
1474 mutex_lock(&hwmgr->smu_lock); in pp_get_asic_baco_capability()
1476 mutex_unlock(&hwmgr->smu_lock); in pp_get_asic_baco_capability()
1491 mutex_lock(&hwmgr->smu_lock); in pp_get_asic_baco_state()
1493 mutex_unlock(&hwmgr->smu_lock); in pp_get_asic_baco_state()
1509 mutex_lock(&hwmgr->smu_lock); in pp_set_asic_baco_state()
1511 mutex_unlock(&hwmgr->smu_lock); in pp_set_asic_baco_state()
1529 mutex_lock(&hwmgr->smu_lock); in pp_get_ppfeature_status()
1531 mutex_unlock(&hwmgr->smu_lock); in pp_get_ppfeature_status()
1549 mutex_lock(&hwmgr->smu_lock); in pp_set_ppfeature_status()
1551 mutex_unlock(&hwmgr->smu_lock); in pp_set_ppfeature_status()
1569 mutex_lock(&hwmgr->smu_lock); in pp_asic_reset_mode_2()
1571 mutex_unlock(&hwmgr->smu_lock); in pp_asic_reset_mode_2()
1589 mutex_lock(&hwmgr->smu_lock); in pp_smu_i2c_bus_access()
1591 mutex_unlock(&hwmgr->smu_lock); in pp_smu_i2c_bus_access()
1606 mutex_lock(&hwmgr->smu_lock); in pp_set_df_cstate()
1608 mutex_unlock(&hwmgr->smu_lock); in pp_set_df_cstate()
1623 mutex_lock(&hwmgr->smu_lock); in pp_set_xgmi_pstate()
1625 mutex_unlock(&hwmgr->smu_lock); in pp_set_xgmi_pstate()
1641 mutex_lock(&hwmgr->smu_lock); in pp_get_gpu_metrics()
1643 mutex_unlock(&hwmgr->smu_lock); in pp_get_gpu_metrics()
1660 mutex_lock(&hwmgr->smu_lock); in pp_gfx_state_change_set()
1662 mutex_unlock(&hwmgr->smu_lock); in pp_gfx_state_change_set()
1676 mutex_lock(&hwmgr->smu_lock); in pp_get_prv_buffer_details()
1681 mutex_unlock(&hwmgr->smu_lock); in pp_get_prv_buffer_details()