• Home
  • Raw
  • Download

Lines Matching refs:dsi_write

197 static inline void dsi_write(struct msm_dsi_host *msm_host, u32 reg, u32 data)  in dsi_write()  function
796 dsi_write(msm_host, REG_DSI_INTR_CTRL, intr); in dsi_intr_ctrl()
843 dsi_write(msm_host, REG_DSI_CTRL, 0); in dsi_ctrl_config()
864 dsi_write(msm_host, REG_DSI_VID_CFG0, data); in dsi_ctrl_config()
868 dsi_write(msm_host, REG_DSI_VID_CFG1, 0); in dsi_ctrl_config()
873 dsi_write(msm_host, REG_DSI_CMD_CFG0, data); in dsi_ctrl_config()
880 dsi_write(msm_host, REG_DSI_CMD_CFG1, data); in dsi_ctrl_config()
883 dsi_write(msm_host, REG_DSI_CMD_DMA_CTRL, in dsi_ctrl_config()
896 dsi_write(msm_host, REG_DSI_TRIG_CTRL, data); in dsi_ctrl_config()
900 dsi_write(msm_host, REG_DSI_CLKOUT_TIMING_CTRL, data); in dsi_ctrl_config()
905 dsi_write(msm_host, REG_DSI_T_CLK_PRE_EXTEND, in dsi_ctrl_config()
911 dsi_write(msm_host, REG_DSI_EOT_PACKET_CTRL, data); in dsi_ctrl_config()
914 dsi_write(msm_host, REG_DSI_ERR_INT_MASK0, 0x13ff3fe0); in dsi_ctrl_config()
918 dsi_write(msm_host, REG_DSI_CLK_CTRL, DSI_CLK_CTRL_ENABLE_CLKS); in dsi_ctrl_config()
925 dsi_write(msm_host, REG_DSI_LANE_SWAP_CTRL, in dsi_ctrl_config()
934 dsi_write(msm_host, REG_DSI_LANE_CTRL, in dsi_ctrl_config()
940 dsi_write(msm_host, REG_DSI_CTRL, data); in dsi_ctrl_config()
943 dsi_write(msm_host, REG_DSI_CPHY_MODE_CTRL, BIT(0)); in dsi_ctrl_config()
979 dsi_write(msm_host, REG_DSI_ACTIVE_H, in dsi_timing_setup()
982 dsi_write(msm_host, REG_DSI_ACTIVE_V, in dsi_timing_setup()
985 dsi_write(msm_host, REG_DSI_TOTAL, in dsi_timing_setup()
989 dsi_write(msm_host, REG_DSI_ACTIVE_HSYNC, in dsi_timing_setup()
992 dsi_write(msm_host, REG_DSI_ACTIVE_VSYNC_HPOS, 0); in dsi_timing_setup()
993 dsi_write(msm_host, REG_DSI_ACTIVE_VSYNC_VPOS, in dsi_timing_setup()
1000 dsi_write(msm_host, REG_DSI_CMD_MDP_STREAM0_CTRL, in dsi_timing_setup()
1007 dsi_write(msm_host, REG_DSI_CMD_MDP_STREAM0_TOTAL, in dsi_timing_setup()
1015 dsi_write(msm_host, REG_DSI_CLK_CTRL, DSI_CLK_CTRL_ENABLE_CLKS); in dsi_sw_reset()
1018 dsi_write(msm_host, REG_DSI_RESET, 1); in dsi_sw_reset()
1020 dsi_write(msm_host, REG_DSI_RESET, 0); in dsi_sw_reset()
1045 dsi_write(msm_host, REG_DSI_CTRL, dsi_ctrl); in dsi_op_mode_config()
1059 dsi_write(msm_host, REG_DSI_CMD_DMA_CTRL, data); in dsi_set_tx_power_mode()
1431 dsi_write(msm_host, REG_DSI_CTRL, data1); in dsi_sw_reset_restore()
1438 dsi_write(msm_host, REG_DSI_CLK_CTRL, DSI_CLK_CTRL_ENABLE_CLKS); in dsi_sw_reset_restore()
1442 dsi_write(msm_host, REG_DSI_RESET, 1); in dsi_sw_reset_restore()
1444 dsi_write(msm_host, REG_DSI_RESET, 0); in dsi_sw_reset_restore()
1446 dsi_write(msm_host, REG_DSI_CTRL, data0); in dsi_sw_reset_restore()
1482 dsi_write(msm_host, REG_DSI_ACK_ERR_STATUS, status); in dsi_ack_err_status()
1484 dsi_write(msm_host, REG_DSI_ACK_ERR_STATUS, 0); in dsi_ack_err_status()
1496 dsi_write(msm_host, REG_DSI_TIMEOUT_STATUS, status); in dsi_timeout_status()
1512 dsi_write(msm_host, REG_DSI_DLN0_PHY_ERR, status); in dsi_dln0_phy_err()
1525 dsi_write(msm_host, REG_DSI_FIFO_STATUS, status); in dsi_fifo_status()
1540 dsi_write(msm_host, REG_DSI_STATUS0, status); in dsi_status()
1553 dsi_write(msm_host, REG_DSI_CLK_STATUS, status); in dsi_clk_status()
1584 dsi_write(msm_host, REG_DSI_INTR_CTRL, isr); in dsi_host_irq()
2063 dsi_write(msm_host, REG_DSI_CTRL, in msm_dsi_host_xfer_prepare()
2079 dsi_write(msm_host, REG_DSI_CTRL, msm_host->dma_cmd_ctrl_restore); in msm_dsi_host_xfer_restore()
2147 dsi_write(msm_host, REG_DSI_RDBK_DATA_CTRL, in msm_dsi_host_cmd_rx()
2150 dsi_write(msm_host, REG_DSI_RDBK_DATA_CTRL, 0); in msm_dsi_host_cmd_rx()
2241 dsi_write(msm_host, REG_DSI_DMA_BASE, dma_base); in msm_dsi_host_cmd_xfer_commit()
2242 dsi_write(msm_host, REG_DSI_DMA_LEN, len); in msm_dsi_host_cmd_xfer_commit()
2243 dsi_write(msm_host, REG_DSI_TRIG_DMA, 1); in msm_dsi_host_cmd_xfer_commit()
2307 dsi_write(msm_host, REG_DSI_PHY_RESET, DSI_PHY_RESET_RESET); in msm_dsi_host_reset_phy()
2311 dsi_write(msm_host, REG_DSI_PHY_RESET, 0); in msm_dsi_host_reset_phy()
2555 dsi_write(msm_host, REG_DSI_TEST_PATTERN_GEN_VIDEO_INIT_VAL, 0xff); in msm_dsi_host_video_test_pattern_setup()
2557 dsi_write(msm_host, REG_DSI_TPG_MAIN_CONTROL, in msm_dsi_host_video_test_pattern_setup()
2560 dsi_write(msm_host, REG_DSI_TPG_VIDEO_CONFIG, in msm_dsi_host_video_test_pattern_setup()
2565 dsi_write(msm_host, REG_DSI_TEST_PATTERN_GEN_CTRL, reg); in msm_dsi_host_video_test_pattern_setup()
2577 dsi_write(msm_host, REG_DSI_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0, 0xff); in msm_dsi_host_cmd_test_pattern_setup()
2581 dsi_write(msm_host, REG_DSI_TEST_PATTERN_GEN_CTRL, reg); in msm_dsi_host_cmd_test_pattern_setup()
2583 dsi_write(msm_host, REG_DSI_TPG_MAIN_CONTROL2, in msm_dsi_host_cmd_test_pattern_setup()
2602 dsi_write(msm_host, REG_DSI_TEST_PATTERN_GEN_CTRL, (reg | DSI_TEST_PATTERN_GEN_CTRL_EN)); in msm_dsi_host_test_pattern_en()
2606 dsi_write(msm_host, REG_DSI_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER, in msm_dsi_host_test_pattern_en()