Home
last modified time | relevance | path

Searched defs:FN (Results 1 – 25 of 99) sorted by relevance

1234

/drivers/gpu/drm/amd/display/dc/dcn301/
Ddcn301_hubbub.c37 #define FN(reg_name, field_name) \ macro
47 #define FN(reg_name, field_name) \ macro
Ddcn301_hwseq.c39 #define FN(reg_name, field_name) \ macro
Ddcn301_dccg.c37 #define FN(reg_name, field_name) \ macro
Ddcn301_dio_link_encoder.c45 #define FN(reg_name, field_name) \ macro
/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_hubbub.c39 #define FN(reg_name, field_name) \ macro
49 #define FN(reg_name, field_name) \ macro
Ddcn21_dccg.c38 #define FN(reg_name, field_name) \ macro
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_hubbub.c38 #define FN(reg_name, field_name) \ macro
48 #define FN(reg_name, field_name) \ macro
Ddcn20_vmid.c38 #define FN(reg_name, field_name) \ macro
/drivers/gpu/drm/amd/display/dc/dcn31/
Ddcn31_hubp.c39 #define FN(reg_name, field_name) \ macro
Ddcn31_optc.c40 #define FN(reg_name, field_name) \ macro
/drivers/gpu/drm/amd/display/dc/bios/
Dbios_parser_helper.c54 #define FN(reg_name, field_name) \ macro
/drivers/gpu/drm/amd/display/dc/dce120/
Ddce120_hw_sequencer.c46 #define FN(reg_name, field_name) \ macro
/drivers/gpu/drm/amd/display/dc/dcn303/
Ddcn303_hwseq.c23 #define FN(reg_name, field_name) \ macro
/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_vpg.c38 #define FN(reg_name, field_name) \ macro
Ddcn30_dccg.c37 #define FN(reg_name, field_name) \ macro
Ddcn30_mmhubbub.c40 #define FN(reg_name, field_name) \ macro
Ddcn30_dio_link_encoder.c47 #define FN(reg_name, field_name) \ macro
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_ipp.c36 #define FN(reg_name, field_name) \ macro
Ddcn10_dwb.c41 #define FN(reg_name, field_name) \ macro
/drivers/net/ethernet/qlogic/qlcnic/
Dqlcnic_hdr.h641 #define QLC_DEV_SET_REF_CNT(VAL, FN) ((VAL) |= (1 << (FN * 4))) argument
642 #define QLC_DEV_CLR_REF_CNT(VAL, FN) ((VAL) &= ~(1 << (FN * 4))) argument
643 #define QLC_DEV_SET_RST_RDY(VAL, FN) ((VAL) |= (1 << (FN * 4))) argument
644 #define QLC_DEV_SET_QSCNT_RDY(VAL, FN) ((VAL) |= (2 << (FN * 4))) argument
645 #define QLC_DEV_CLR_RST_QSCNT(VAL, FN) ((VAL) &= ~(3 << (FN * 4))) argument
647 #define QLC_DEV_GET_DRV(VAL, FN) (0xf & ((VAL) >> (FN * 4))) argument
648 #define QLC_DEV_SET_DRV(VAL, FN) ((VAL) << (FN * 4)) argument
/drivers/gpu/drm/amd/display/dc/dcn302/
Ddcn302_hwseq.c41 #define FN(reg_name, field_name) \ macro
/drivers/gpu/drm/amd/display/dc/gpio/
Dhw_generic.c39 #define FN(reg_name, field_name) \ macro
Dhw_hpd.c39 #define FN(reg_name, field_name) \ macro
Dhw_ddc.c41 #define FN(reg_name, field_name) \ macro
/drivers/gpu/drm/amd/display/dc/clk_mgr/dce60/
Ddce60_clk_mgr.c50 #define FN(reg_name, field_name) \ macro

1234