Home
last modified time | relevance | path

Searched defs:_bit (Results 1 – 25 of 29) sorted by relevance

12

/drivers/reset/sti/
Dreset-stih407.c18 #define STIH407_PDN_0(_bit) \ argument
20 #define STIH407_PDN_1(_bit) \ argument
22 #define STIH407_PDN_ETH(_bit, _stat) \ argument
57 #define STIH407_SRST_CORE(_reg, _bit) \ argument
60 #define STIH407_SRST_SBC(_reg, _bit) \ argument
63 #define STIH407_SRST_LPM(_reg, _bit) \ argument
/drivers/clk/meson/
Dclk-regmap.h117 #define __MESON_PCLK(_name, _reg, _bit, _ops, _pname) \ argument
132 #define MESON_PCLK(_name, _reg, _bit, _pname) \ argument
135 #define MESON_PCLK_RO(_name, _reg, _bit, _pname) \ argument
Dgxbb-aoclk.c24 #define GXBB_AO_GATE(_name, _bit) \ argument
Daxg-aoclk.c35 #define AXG_AO_GATE(_name, _bit) \ argument
Dg12a-aoclk.c44 #define AXG_AO_GATE(_name, _reg, _bit) \ argument
Dmeson8b.c2613 #define MESON_GATE(_name, _reg, _bit) \ argument
2688 #define MESON_AIU_GLUE_GATE(_name, _reg, _bit) \ argument
Daxg.c1837 #define MESON_GATE(_name, _reg, _bit) \ argument
Dg12a.c4165 #define MESON_GATE(_name, _reg, _bit) \ argument
4168 #define MESON_GATE_RO(_name, _reg, _bit) \ argument
Dgxbb.c2634 #define MESON_GATE(_name, _reg, _bit) \ argument
Daxg-audio.c23 #define AUD_GATE(_name, _reg, _bit, _pname, _iflags) { \ argument
69 #define AUD_PCLK_GATE(_name, _reg, _bit) { \ argument
/drivers/memory/tegra/
Dtegra114.c1076 #define TEGRA114_MC_RESET(_name, _control, _status, _bit) \ argument
Dtegra210.c1234 #define TEGRA210_MC_RESET(_name, _control, _status, _bit) \ argument
Dtegra124.c1112 #define TEGRA124_MC_RESET(_name, _control, _status, _bit) \ argument
Dtegra30.c1189 #define TEGRA30_MC_RESET(_name, _control, _status, _bit) \ argument
Dtegra20.c250 #define TEGRA20_MC_RESET(_name, _control, _status, _reset, _bit) \ argument
/drivers/clk/mvebu/
Darmada-37xx-periph.c129 #define PERIPH_GATE(_name, _bit) \ argument
181 #define PERIPH_CLK_FULL_DD(_name, _bit, _shift, _reg1, _reg2, _shift1, _shift2)\ argument
186 #define PERIPH_CLK_FULL(_name, _bit, _shift, _reg, _shift1, _table) \ argument
191 #define PERIPH_CLK_GATE_DIV(_name, _bit, _reg, _shift, _table) \ argument
/drivers/reset/
Dreset-uniphier.c28 #define UNIPHIER_RESET(_id, _reg, _bit) \ argument
35 #define UNIPHIER_RESETX(_id, _reg, _bit) \ argument
/drivers/clk/renesas/
Drzg2l-cpg.h90 #define DEF_MOD(_name, _id, _parent, _off, _bit) \ argument
110 #define DEF_RST(_id, _off, _bit) \ argument
/drivers/clk/bcm/
Dclk-kona.h99 #define POLICY(_offset, _bit) \ argument
383 #define TRIGGER(_offset, _bit) \ argument
442 #define CCU_LVM_EN(_offset, _bit) \ argument
/drivers/pinctrl/mediatek/
Dpinctrl-mt2701.c31 #define MTK_PINMUX_SPEC(_pin, _offset, _bit) \ argument
Dpinctrl-mtk-common.h109 #define MTK_PIN_DRV_GRP(_pin, _offset, _bit, _grp) \ argument
157 #define MTK_PIN_IES_SMT_SPEC(_start, _end, _offset, _bit) \ argument
/drivers/clk/
Dclk-oxnas.c89 #define OXNAS_GATE(_name, _bit, _parents) \ argument
Dclk-k210.c50 #define K210_GATE(_reg, _bit) \ argument
60 #define K210_MUX(_reg, _bit) \ argument
/drivers/clk/uniphier/
Dclk-uniphier.h95 #define UNIPHIER_CLK_GATE(_name, _idx, _parent, _reg, _bit) \ argument
/drivers/input/misc/
Duinput.c837 #define uinput_set_bit(_arg, _bit, _max) \ argument

12