Home
last modified time | relevance | path

Searched defs:mb (Results 1 – 25 of 29) sorted by relevance

12

/arch/arm64/include/asm/
Datomic_lse.h30 #define ATOMIC_FETCH_OP(name, mb, op, asm_op, cl...) \ in ATOMIC_OP() argument
57 #define ATOMIC_OP_ADD_RETURN(name, mb, cl...) \ argument
90 #define ATOMIC_FETCH_OP_AND(name, mb, cl...) \ argument
121 #define ATOMIC_OP_SUB_RETURN(name, mb, cl...) \ argument
145 #define ATOMIC_FETCH_OP_SUB(name, mb, cl...) \ argument
183 #define ATOMIC64_FETCH_OP(name, mb, op, asm_op, cl...) \ in ATOMIC64_OP() argument
210 #define ATOMIC64_OP_ADD_RETURN(name, mb, cl...) \ argument
243 #define ATOMIC64_FETCH_OP_AND(name, mb, cl...) \ argument
274 #define ATOMIC64_OP_SUB_RETURN(name, mb, cl...) \ argument
298 #define ATOMIC64_FETCH_OP_SUB(name, mb, cl...) \ argument
[all …]
Datomic_ll_sc.h42 #define ATOMIC_OP_RETURN(name, mb, acq, rel, cl, op, asm_op, constraint)\ argument
63 #define ATOMIC_FETCH_OP(name, mb, acq, rel, cl, op, asm_op, constraint) \ argument
138 #define ATOMIC64_OP_RETURN(name, mb, acq, rel, cl, op, asm_op, constraint)\ argument
159 #define ATOMIC64_FETCH_OP(name, mb, acq, rel, cl, op, asm_op, constraint)\ argument
239 #define __CMPXCHG_CASE(w, sfx, name, sz, mb, acq, rel, cl, constraint) \ argument
297 #define __CMPXCHG_DBL(name, mb, rel, cl) \ argument
Dbarrier.h41 #define mb() dsb(sy) macro
Dcmpxchg.h21 #define __XCHG_CASE(w, sfx, name, sz, mb, nop_lse, acq, acq_lse, rel, cl) \ argument
/arch/arc/include/asm/
Dbarrier.h26 #define mb() asm volatile("dmb 3\n" : : : "memory") macro
38 #define mb() asm volatile("sync\n" : : : "memory") macro
/arch/x86/um/asm/
Dbarrier.h14 #define mb() alternative("lock; addl $0,0(%%esp)", "mfence", X86_FEATURE_XMM2) macro
20 #define mb() asm volatile("mfence" : : : "memory") macro
/arch/parisc/include/asm/
Dbarrier.h16 #define mb() do { synchronize_caches(); } while (0) macro
22 #define mb() barrier() macro
/arch/openrisc/include/asm/
Dbarrier.h5 #define mb() asm volatile ("l.msync" ::: "memory") macro
/arch/microblaze/include/asm/
Dbarrier.h9 #define mb() __asm__ __volatile__ ("mbar 1" : : : "memory") macro
/arch/nds32/include/asm/
Dbarrier.h8 #define mb() asm volatile("msync all":::"memory") macro
/arch/xtensa/include/asm/
Dbarrier.h14 #define mb() ({ __asm__ __volatile__("memw" : : : "memory"); }) macro
/arch/x86/include/asm/
Dbarrier.h15 #define mb() asm volatile(ALTERNATIVE("lock; addl $0,-4(%%esp)", "mfence", \ macro
22 #define mb() asm volatile("mfence":::"memory") macro
/arch/alpha/include/asm/
Dbarrier.h5 #define mb() __asm__ __volatile__("mb": : :"memory") macro
/arch/mips/include/asm/
Dbarrier.h71 #define mb() wbflush() macro
76 #define mb() fast_mb() macro
/arch/sh/include/asm/
Dbarrier.h28 #define mb() __asm__ __volatile__ ("synco": : :"memory") macro
/arch/sparc/include/asm/
Dbarrier_64.h37 #define mb() membar_safe("#StoreLoad") macro
/arch/ia64/include/asm/
Dbarrier.h39 #define mb() ia64_mf() macro
/arch/riscv/include/asm/
Dbarrier.h21 #define mb() RISCV_FENCE(iorw,iorw) macro
/arch/arm/include/asm/
Dbarrier.h64 #define mb() __arm_heavy_mb() macro
70 #define mb() barrier() macro
/arch/s390/include/asm/
Dbarrier.h24 #define mb() do { asm volatile(__ASM_BARRIER : : : "memory"); } while (0) macro
/arch/csky/include/asm/
Dbarrier.h73 #define mb() asm volatile ("sync\n":::"memory") macro
/arch/powerpc/include/asm/
Dbarrier.h38 #define mb() __asm__ __volatile__ ("sync" : : : "memory") macro
/arch/x86/mm/
Dnuma.c506 struct numa_memblk *mb = numa_meminfo.blk + i; in numa_clear_kernel_node_hotplug() local
538 struct numa_memblk *mb = numa_meminfo.blk + i; in numa_clear_kernel_node_hotplug() local
558 struct numa_memblk *mb = &mi->blk[i]; in numa_register_memblks() local
/arch/arc/plat-axs10x/
Daxs10x.c95 char mb[32]; in axs10x_early_init() local
/arch/x86/kernel/fpu/
Dregset.c333 struct membuf mb = { .p = &fxsave, .left = sizeof(fxsave) }; in fpregs_get() local

12