Home
last modified time | relevance | path

Searched defs:mmUVD_VCPU_CACHE_OFFSET0 (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_0_d.h88 #define mmUVD_VCPU_CACHE_OFFSET0 0x3D36 macro
Duvd_3_1_d.h62 #define mmUVD_VCPU_CACHE_OFFSET0 0x3d82 macro
Duvd_4_2_d.h60 #define mmUVD_VCPU_CACHE_OFFSET0 0x3d82 macro
Duvd_5_0_d.h66 #define mmUVD_VCPU_CACHE_OFFSET0 0x3d82 macro
Duvd_6_0_d.h82 #define mmUVD_VCPU_CACHE_OFFSET0 0x3d82 macro
Duvd_7_0_offset.h178 #define mmUVD_VCPU_CACHE_OFFSET0 … macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h364 #define mmUVD_VCPU_CACHE_OFFSET0 … macro
Dvcn_2_5_offset.h685 #define mmUVD_VCPU_CACHE_OFFSET0 … macro
Dvcn_2_0_0_offset.h614 #define mmUVD_VCPU_CACHE_OFFSET0 … macro
Dvcn_3_0_0_offset.h1061 #define mmUVD_VCPU_CACHE_OFFSET0 … macro