• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /*
2  * Copyright 2016 Advanced Micro Devices, Inc.
3  *
4  * Permission is hereby granted, free of charge, to any person obtaining a
5  * copy of this software and associated documentation files (the "Software"),
6  * to deal in the Software without restriction, including without limitation
7  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8  * and/or sell copies of the Software, and to permit persons to whom the
9  * Software is furnished to do so, subject to the following conditions:
10  *
11  * The above copyright notice and this permission notice shall be included in
12  * all copies or substantial portions of the Software.
13  *
14  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
17  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20  * OTHER DEALINGS IN THE SOFTWARE.
21  *
22  * Authors: AMD
23  *
24  */
25 
26 #include <linux/slab.h>
27 
28 #include "dm_services.h"
29 #include "dc.h"
30 #include "mod_freesync.h"
31 #include "core_types.h"
32 
33 #define MOD_FREESYNC_MAX_CONCURRENT_STREAMS  32
34 
35 #define MIN_REFRESH_RANGE 10
36 /* Refresh rate ramp at a fixed rate of 65 Hz/second */
37 #define STATIC_SCREEN_RAMP_DELTA_REFRESH_RATE_PER_FRAME ((1000 / 60) * 65)
38 /* Number of elements in the render times cache array */
39 #define RENDER_TIMES_MAX_COUNT 10
40 /* Threshold to exit/exit BTR (to avoid frequent enter-exits at the lower limit) */
41 #define BTR_MAX_MARGIN 2500
42 /* Threshold to change BTR multiplier (to avoid frequent changes) */
43 #define BTR_DRIFT_MARGIN 2000
44 /* Threshold to exit fixed refresh rate */
45 #define FIXED_REFRESH_EXIT_MARGIN_IN_HZ 1
46 /* Number of consecutive frames to check before entering/exiting fixed refresh */
47 #define FIXED_REFRESH_ENTER_FRAME_COUNT 5
48 #define FIXED_REFRESH_EXIT_FRAME_COUNT 10
49 
50 struct core_freesync {
51 	struct mod_freesync public;
52 	struct dc *dc;
53 };
54 
55 #define MOD_FREESYNC_TO_CORE(mod_freesync)\
56 		container_of(mod_freesync, struct core_freesync, public)
57 
mod_freesync_create(struct dc * dc)58 struct mod_freesync *mod_freesync_create(struct dc *dc)
59 {
60 	struct core_freesync *core_freesync =
61 			kzalloc(sizeof(struct core_freesync), GFP_KERNEL);
62 
63 	if (core_freesync == NULL)
64 		goto fail_alloc_context;
65 
66 	if (dc == NULL)
67 		goto fail_construct;
68 
69 	core_freesync->dc = dc;
70 	return &core_freesync->public;
71 
72 fail_construct:
73 	kfree(core_freesync);
74 
75 fail_alloc_context:
76 	return NULL;
77 }
78 
mod_freesync_destroy(struct mod_freesync * mod_freesync)79 void mod_freesync_destroy(struct mod_freesync *mod_freesync)
80 {
81 	struct core_freesync *core_freesync = NULL;
82 	if (mod_freesync == NULL)
83 		return;
84 	core_freesync = MOD_FREESYNC_TO_CORE(mod_freesync);
85 	kfree(core_freesync);
86 }
87 
88 #if 0 /* Unused currently */
89 static unsigned int calc_refresh_in_uhz_from_duration(
90 		unsigned int duration_in_ns)
91 {
92 	unsigned int refresh_in_uhz =
93 			((unsigned int)(div64_u64((1000000000ULL * 1000000),
94 					duration_in_ns)));
95 	return refresh_in_uhz;
96 }
97 #endif
98 
calc_duration_in_us_from_refresh_in_uhz(unsigned int refresh_in_uhz)99 static unsigned int calc_duration_in_us_from_refresh_in_uhz(
100 		unsigned int refresh_in_uhz)
101 {
102 	unsigned int duration_in_us =
103 			((unsigned int)(div64_u64((1000000000ULL * 1000),
104 					refresh_in_uhz)));
105 	return duration_in_us;
106 }
107 
calc_duration_in_us_from_v_total(const struct dc_stream_state * stream,const struct mod_vrr_params * in_vrr,unsigned int v_total)108 static unsigned int calc_duration_in_us_from_v_total(
109 		const struct dc_stream_state *stream,
110 		const struct mod_vrr_params *in_vrr,
111 		unsigned int v_total)
112 {
113 	unsigned int duration_in_us =
114 			(unsigned int)(div64_u64(((unsigned long long)(v_total)
115 				* 10000) * stream->timing.h_total,
116 					stream->timing.pix_clk_100hz));
117 
118 	return duration_in_us;
119 }
120 
mod_freesync_calc_v_total_from_refresh(const struct dc_stream_state * stream,unsigned int refresh_in_uhz)121 unsigned int mod_freesync_calc_v_total_from_refresh(
122 		const struct dc_stream_state *stream,
123 		unsigned int refresh_in_uhz)
124 {
125 	unsigned int v_total;
126 	unsigned int frame_duration_in_ns;
127 
128 	frame_duration_in_ns =
129 			((unsigned int)(div64_u64((1000000000ULL * 1000000),
130 					refresh_in_uhz)));
131 
132 	v_total = div64_u64(div64_u64(((unsigned long long)(
133 			frame_duration_in_ns) * (stream->timing.pix_clk_100hz / 10)),
134 			stream->timing.h_total), 1000000);
135 
136 	/* v_total cannot be less than nominal */
137 	if (v_total < stream->timing.v_total) {
138 		ASSERT(v_total < stream->timing.v_total);
139 		v_total = stream->timing.v_total;
140 	}
141 
142 	return v_total;
143 }
144 
calc_v_total_from_duration(const struct dc_stream_state * stream,const struct mod_vrr_params * vrr,unsigned int duration_in_us)145 static unsigned int calc_v_total_from_duration(
146 		const struct dc_stream_state *stream,
147 		const struct mod_vrr_params *vrr,
148 		unsigned int duration_in_us)
149 {
150 	unsigned int v_total = 0;
151 
152 	if (duration_in_us < vrr->min_duration_in_us)
153 		duration_in_us = vrr->min_duration_in_us;
154 
155 	if (duration_in_us > vrr->max_duration_in_us)
156 		duration_in_us = vrr->max_duration_in_us;
157 
158 	v_total = div64_u64(div64_u64(((unsigned long long)(
159 				duration_in_us) * (stream->timing.pix_clk_100hz / 10)),
160 				stream->timing.h_total), 1000);
161 
162 	/* v_total cannot be less than nominal */
163 	if (v_total < stream->timing.v_total) {
164 		ASSERT(v_total < stream->timing.v_total);
165 		v_total = stream->timing.v_total;
166 	}
167 
168 	return v_total;
169 }
170 
update_v_total_for_static_ramp(struct core_freesync * core_freesync,const struct dc_stream_state * stream,struct mod_vrr_params * in_out_vrr)171 static void update_v_total_for_static_ramp(
172 		struct core_freesync *core_freesync,
173 		const struct dc_stream_state *stream,
174 		struct mod_vrr_params *in_out_vrr)
175 {
176 	unsigned int v_total = 0;
177 	unsigned int current_duration_in_us =
178 			calc_duration_in_us_from_v_total(
179 				stream, in_out_vrr,
180 				in_out_vrr->adjust.v_total_max);
181 	unsigned int target_duration_in_us =
182 			calc_duration_in_us_from_refresh_in_uhz(
183 				in_out_vrr->fixed.target_refresh_in_uhz);
184 	bool ramp_direction_is_up = (current_duration_in_us >
185 				target_duration_in_us) ? true : false;
186 
187 	/* Calculate ratio between new and current frame duration with 3 digit */
188 	unsigned int frame_duration_ratio = div64_u64(1000000,
189 		(1000 +  div64_u64(((unsigned long long)(
190 		STATIC_SCREEN_RAMP_DELTA_REFRESH_RATE_PER_FRAME) *
191 		current_duration_in_us),
192 		1000000)));
193 
194 	/* Calculate delta between new and current frame duration in us */
195 	unsigned int frame_duration_delta = div64_u64(((unsigned long long)(
196 		current_duration_in_us) *
197 		(1000 - frame_duration_ratio)), 1000);
198 
199 	/* Adjust frame duration delta based on ratio between current and
200 	 * standard frame duration (frame duration at 60 Hz refresh rate).
201 	 */
202 	unsigned int ramp_rate_interpolated = div64_u64(((unsigned long long)(
203 		frame_duration_delta) * current_duration_in_us), 16666);
204 
205 	/* Going to a higher refresh rate (lower frame duration) */
206 	if (ramp_direction_is_up) {
207 		/* Reduce frame duration */
208 		current_duration_in_us -= ramp_rate_interpolated;
209 
210 		/* Adjust for frame duration below min */
211 		if (current_duration_in_us <= target_duration_in_us) {
212 			in_out_vrr->fixed.ramping_active = false;
213 			in_out_vrr->fixed.ramping_done = true;
214 			current_duration_in_us =
215 				calc_duration_in_us_from_refresh_in_uhz(
216 				in_out_vrr->fixed.target_refresh_in_uhz);
217 		}
218 	/* Going to a lower refresh rate (larger frame duration) */
219 	} else {
220 		/* Increase frame duration */
221 		current_duration_in_us += ramp_rate_interpolated;
222 
223 		/* Adjust for frame duration above max */
224 		if (current_duration_in_us >= target_duration_in_us) {
225 			in_out_vrr->fixed.ramping_active = false;
226 			in_out_vrr->fixed.ramping_done = true;
227 			current_duration_in_us =
228 				calc_duration_in_us_from_refresh_in_uhz(
229 				in_out_vrr->fixed.target_refresh_in_uhz);
230 		}
231 	}
232 
233 	v_total = div64_u64(div64_u64(((unsigned long long)(
234 			current_duration_in_us) * (stream->timing.pix_clk_100hz / 10)),
235 				stream->timing.h_total), 1000);
236 
237 	/* v_total cannot be less than nominal */
238 	if (v_total < stream->timing.v_total)
239 		v_total = stream->timing.v_total;
240 
241 	in_out_vrr->adjust.v_total_min = v_total;
242 	in_out_vrr->adjust.v_total_max = v_total;
243 }
244 
apply_below_the_range(struct core_freesync * core_freesync,const struct dc_stream_state * stream,unsigned int last_render_time_in_us,struct mod_vrr_params * in_out_vrr)245 static void apply_below_the_range(struct core_freesync *core_freesync,
246 		const struct dc_stream_state *stream,
247 		unsigned int last_render_time_in_us,
248 		struct mod_vrr_params *in_out_vrr)
249 {
250 	unsigned int inserted_frame_duration_in_us = 0;
251 	unsigned int mid_point_frames_ceil = 0;
252 	unsigned int mid_point_frames_floor = 0;
253 	unsigned int frame_time_in_us = 0;
254 	unsigned int delta_from_mid_point_in_us_1 = 0xFFFFFFFF;
255 	unsigned int delta_from_mid_point_in_us_2 = 0xFFFFFFFF;
256 	unsigned int frames_to_insert = 0;
257 	unsigned int delta_from_mid_point_delta_in_us;
258 	unsigned int max_render_time_in_us =
259 			in_out_vrr->max_duration_in_us - in_out_vrr->btr.margin_in_us;
260 
261 	/* Program BTR */
262 	if ((last_render_time_in_us + in_out_vrr->btr.margin_in_us / 2) < max_render_time_in_us) {
263 		/* Exit Below the Range */
264 		if (in_out_vrr->btr.btr_active) {
265 			in_out_vrr->btr.frame_counter = 0;
266 			in_out_vrr->btr.btr_active = false;
267 		}
268 	} else if (last_render_time_in_us > (max_render_time_in_us + in_out_vrr->btr.margin_in_us / 2)) {
269 		/* Enter Below the Range */
270 		if (!in_out_vrr->btr.btr_active) {
271 			in_out_vrr->btr.btr_active = true;
272 		}
273 	}
274 
275 	/* BTR set to "not active" so disengage */
276 	if (!in_out_vrr->btr.btr_active) {
277 		in_out_vrr->btr.inserted_duration_in_us = 0;
278 		in_out_vrr->btr.frames_to_insert = 0;
279 		in_out_vrr->btr.frame_counter = 0;
280 
281 		/* Restore FreeSync */
282 		in_out_vrr->adjust.v_total_min =
283 			mod_freesync_calc_v_total_from_refresh(stream,
284 				in_out_vrr->max_refresh_in_uhz);
285 		in_out_vrr->adjust.v_total_max =
286 			mod_freesync_calc_v_total_from_refresh(stream,
287 				in_out_vrr->min_refresh_in_uhz);
288 	/* BTR set to "active" so engage */
289 	} else {
290 
291 		/* Calculate number of midPoint frames that could fit within
292 		 * the render time interval - take ceil of this value
293 		 */
294 		mid_point_frames_ceil = (last_render_time_in_us +
295 				in_out_vrr->btr.mid_point_in_us - 1) /
296 					in_out_vrr->btr.mid_point_in_us;
297 
298 		if (mid_point_frames_ceil > 0) {
299 			frame_time_in_us = last_render_time_in_us /
300 				mid_point_frames_ceil;
301 			delta_from_mid_point_in_us_1 =
302 				(in_out_vrr->btr.mid_point_in_us >
303 				frame_time_in_us) ?
304 				(in_out_vrr->btr.mid_point_in_us - frame_time_in_us) :
305 				(frame_time_in_us - in_out_vrr->btr.mid_point_in_us);
306 		}
307 
308 		/* Calculate number of midPoint frames that could fit within
309 		 * the render time interval - take floor of this value
310 		 */
311 		mid_point_frames_floor = last_render_time_in_us /
312 				in_out_vrr->btr.mid_point_in_us;
313 
314 		if (mid_point_frames_floor > 0) {
315 
316 			frame_time_in_us = last_render_time_in_us /
317 				mid_point_frames_floor;
318 			delta_from_mid_point_in_us_2 =
319 				(in_out_vrr->btr.mid_point_in_us >
320 				frame_time_in_us) ?
321 				(in_out_vrr->btr.mid_point_in_us - frame_time_in_us) :
322 				(frame_time_in_us - in_out_vrr->btr.mid_point_in_us);
323 		}
324 
325 		/* Choose number of frames to insert based on how close it
326 		 * can get to the mid point of the variable range.
327 		 *  - Delta for CEIL: delta_from_mid_point_in_us_1
328 		 *  - Delta for FLOOR: delta_from_mid_point_in_us_2
329 		 */
330 		if (mid_point_frames_ceil &&
331 		    (last_render_time_in_us / mid_point_frames_ceil) <
332 		    in_out_vrr->min_duration_in_us) {
333 			/* Check for out of range.
334 			 * If using CEIL produces a value that is out of range,
335 			 * then we are forced to use FLOOR.
336 			 */
337 			frames_to_insert = mid_point_frames_floor;
338 		} else if (mid_point_frames_floor < 2) {
339 			/* Check if FLOOR would result in non-LFC. In this case
340 			 * choose to use CEIL
341 			 */
342 			frames_to_insert = mid_point_frames_ceil;
343 		} else if (delta_from_mid_point_in_us_1 < delta_from_mid_point_in_us_2) {
344 			/* If choosing CEIL results in a frame duration that is
345 			 * closer to the mid point of the range.
346 			 * Choose CEIL
347 			 */
348 			frames_to_insert = mid_point_frames_ceil;
349 		} else {
350 			/* If choosing FLOOR results in a frame duration that is
351 			 * closer to the mid point of the range.
352 			 * Choose FLOOR
353 			 */
354 			frames_to_insert = mid_point_frames_floor;
355 		}
356 
357 		/* Prefer current frame multiplier when BTR is enabled unless it drifts
358 		 * too far from the midpoint
359 		 */
360 		if (delta_from_mid_point_in_us_1 < delta_from_mid_point_in_us_2) {
361 			delta_from_mid_point_delta_in_us = delta_from_mid_point_in_us_2 -
362 					delta_from_mid_point_in_us_1;
363 		} else {
364 			delta_from_mid_point_delta_in_us = delta_from_mid_point_in_us_1 -
365 					delta_from_mid_point_in_us_2;
366 		}
367 		if (in_out_vrr->btr.frames_to_insert != 0 &&
368 				delta_from_mid_point_delta_in_us < BTR_DRIFT_MARGIN) {
369 			if (((last_render_time_in_us / in_out_vrr->btr.frames_to_insert) <
370 					max_render_time_in_us) &&
371 				((last_render_time_in_us / in_out_vrr->btr.frames_to_insert) >
372 					in_out_vrr->min_duration_in_us))
373 				frames_to_insert = in_out_vrr->btr.frames_to_insert;
374 		}
375 
376 		/* Either we've calculated the number of frames to insert,
377 		 * or we need to insert min duration frames
378 		 */
379 		if (frames_to_insert &&
380 		    (last_render_time_in_us / frames_to_insert) <
381 		    in_out_vrr->min_duration_in_us){
382 			frames_to_insert -= (frames_to_insert > 1) ?
383 					1 : 0;
384 		}
385 
386 		if (frames_to_insert > 0)
387 			inserted_frame_duration_in_us = last_render_time_in_us /
388 							frames_to_insert;
389 
390 		if (inserted_frame_duration_in_us < in_out_vrr->min_duration_in_us)
391 			inserted_frame_duration_in_us = in_out_vrr->min_duration_in_us;
392 
393 		/* Cache the calculated variables */
394 		in_out_vrr->btr.inserted_duration_in_us =
395 			inserted_frame_duration_in_us;
396 		in_out_vrr->btr.frames_to_insert = frames_to_insert;
397 		in_out_vrr->btr.frame_counter = frames_to_insert;
398 	}
399 }
400 
apply_fixed_refresh(struct core_freesync * core_freesync,const struct dc_stream_state * stream,unsigned int last_render_time_in_us,struct mod_vrr_params * in_out_vrr)401 static void apply_fixed_refresh(struct core_freesync *core_freesync,
402 		const struct dc_stream_state *stream,
403 		unsigned int last_render_time_in_us,
404 		struct mod_vrr_params *in_out_vrr)
405 {
406 	bool update = false;
407 	unsigned int max_render_time_in_us = in_out_vrr->max_duration_in_us;
408 
409 	/* Compute the exit refresh rate and exit frame duration */
410 	unsigned int exit_refresh_rate_in_milli_hz = ((1000000000/max_render_time_in_us)
411 			+ (1000*FIXED_REFRESH_EXIT_MARGIN_IN_HZ));
412 	unsigned int exit_frame_duration_in_us = 1000000000/exit_refresh_rate_in_milli_hz;
413 
414 	if (last_render_time_in_us < exit_frame_duration_in_us) {
415 		/* Exit Fixed Refresh mode */
416 		if (in_out_vrr->fixed.fixed_active) {
417 			in_out_vrr->fixed.frame_counter++;
418 
419 			if (in_out_vrr->fixed.frame_counter >
420 					FIXED_REFRESH_EXIT_FRAME_COUNT) {
421 				in_out_vrr->fixed.frame_counter = 0;
422 				in_out_vrr->fixed.fixed_active = false;
423 				in_out_vrr->fixed.target_refresh_in_uhz = 0;
424 				update = true;
425 			}
426 		} else
427 			in_out_vrr->fixed.frame_counter = 0;
428 	} else if (last_render_time_in_us > max_render_time_in_us) {
429 		/* Enter Fixed Refresh mode */
430 		if (!in_out_vrr->fixed.fixed_active) {
431 			in_out_vrr->fixed.frame_counter++;
432 
433 			if (in_out_vrr->fixed.frame_counter >
434 					FIXED_REFRESH_ENTER_FRAME_COUNT) {
435 				in_out_vrr->fixed.frame_counter = 0;
436 				in_out_vrr->fixed.fixed_active = true;
437 				in_out_vrr->fixed.target_refresh_in_uhz =
438 						in_out_vrr->max_refresh_in_uhz;
439 				update = true;
440 			}
441 		} else
442 			in_out_vrr->fixed.frame_counter = 0;
443 	}
444 
445 	if (update) {
446 		if (in_out_vrr->fixed.fixed_active) {
447 			in_out_vrr->adjust.v_total_min =
448 				mod_freesync_calc_v_total_from_refresh(
449 				stream, in_out_vrr->max_refresh_in_uhz);
450 			in_out_vrr->adjust.v_total_max =
451 					in_out_vrr->adjust.v_total_min;
452 		} else {
453 			in_out_vrr->adjust.v_total_min =
454 				mod_freesync_calc_v_total_from_refresh(stream,
455 					in_out_vrr->max_refresh_in_uhz);
456 			in_out_vrr->adjust.v_total_max =
457 				mod_freesync_calc_v_total_from_refresh(stream,
458 					in_out_vrr->min_refresh_in_uhz);
459 		}
460 	}
461 }
462 
vrr_settings_require_update(struct core_freesync * core_freesync,struct mod_freesync_config * in_config,unsigned int min_refresh_in_uhz,unsigned int max_refresh_in_uhz,struct mod_vrr_params * in_vrr)463 static bool vrr_settings_require_update(struct core_freesync *core_freesync,
464 		struct mod_freesync_config *in_config,
465 		unsigned int min_refresh_in_uhz,
466 		unsigned int max_refresh_in_uhz,
467 		struct mod_vrr_params *in_vrr)
468 {
469 	if (in_vrr->state != in_config->state) {
470 		return true;
471 	} else if (in_vrr->state == VRR_STATE_ACTIVE_FIXED &&
472 			in_vrr->fixed.target_refresh_in_uhz !=
473 					in_config->fixed_refresh_in_uhz) {
474 		return true;
475 	} else if (in_vrr->min_refresh_in_uhz != min_refresh_in_uhz) {
476 		return true;
477 	} else if (in_vrr->max_refresh_in_uhz != max_refresh_in_uhz) {
478 		return true;
479 	}
480 
481 	return false;
482 }
483 
mod_freesync_get_vmin_vmax(struct mod_freesync * mod_freesync,const struct dc_stream_state * stream,unsigned int * vmin,unsigned int * vmax)484 bool mod_freesync_get_vmin_vmax(struct mod_freesync *mod_freesync,
485 		const struct dc_stream_state *stream,
486 		unsigned int *vmin,
487 		unsigned int *vmax)
488 {
489 	*vmin = stream->adjust.v_total_min;
490 	*vmax = stream->adjust.v_total_max;
491 
492 	return true;
493 }
494 
mod_freesync_get_v_position(struct mod_freesync * mod_freesync,struct dc_stream_state * stream,unsigned int * nom_v_pos,unsigned int * v_pos)495 bool mod_freesync_get_v_position(struct mod_freesync *mod_freesync,
496 		struct dc_stream_state *stream,
497 		unsigned int *nom_v_pos,
498 		unsigned int *v_pos)
499 {
500 	struct core_freesync *core_freesync = NULL;
501 	struct crtc_position position;
502 
503 	if (mod_freesync == NULL)
504 		return false;
505 
506 	core_freesync = MOD_FREESYNC_TO_CORE(mod_freesync);
507 
508 	if (dc_stream_get_crtc_position(core_freesync->dc, &stream, 1,
509 					&position.vertical_count,
510 					&position.nominal_vcount)) {
511 
512 		*nom_v_pos = position.nominal_vcount;
513 		*v_pos = position.vertical_count;
514 
515 		return true;
516 	}
517 
518 	return false;
519 }
520 
build_vrr_infopacket_data_v1(const struct mod_vrr_params * vrr,struct dc_info_packet * infopacket,bool freesync_on_desktop)521 static void build_vrr_infopacket_data_v1(const struct mod_vrr_params *vrr,
522 		struct dc_info_packet *infopacket,
523 		bool freesync_on_desktop)
524 {
525 	/* PB1 = 0x1A (24bit AMD IEEE OUI (0x00001A) - Byte 0) */
526 	infopacket->sb[1] = 0x1A;
527 
528 	/* PB2 = 0x00 (24bit AMD IEEE OUI (0x00001A) - Byte 1) */
529 	infopacket->sb[2] = 0x00;
530 
531 	/* PB3 = 0x00 (24bit AMD IEEE OUI (0x00001A) - Byte 2) */
532 	infopacket->sb[3] = 0x00;
533 
534 	/* PB4 = Reserved */
535 
536 	/* PB5 = Reserved */
537 
538 	/* PB6 = [Bits 7:3 = Reserved] */
539 
540 	/* PB6 = [Bit 0 = FreeSync Supported] */
541 	if (vrr->state != VRR_STATE_UNSUPPORTED)
542 		infopacket->sb[6] |= 0x01;
543 
544 	/* PB6 = [Bit 1 = FreeSync Enabled] */
545 	if (vrr->state != VRR_STATE_DISABLED &&
546 			vrr->state != VRR_STATE_UNSUPPORTED)
547 		infopacket->sb[6] |= 0x02;
548 
549 	if (freesync_on_desktop) {
550 		/* PB6 = [Bit 2 = FreeSync Active] */
551 		if (vrr->state != VRR_STATE_DISABLED &&
552 			vrr->state != VRR_STATE_UNSUPPORTED)
553 			infopacket->sb[6] |= 0x04;
554 	} else {
555 		if (vrr->state == VRR_STATE_ACTIVE_VARIABLE ||
556 			vrr->state == VRR_STATE_ACTIVE_FIXED)
557 			infopacket->sb[6] |= 0x04;
558 	}
559 
560 	// For v1 & 2 infoframes program nominal if non-fs mode, otherwise full range
561 	/* PB7 = FreeSync Minimum refresh rate (Hz) */
562 	if (vrr->state == VRR_STATE_ACTIVE_VARIABLE ||
563 			vrr->state == VRR_STATE_ACTIVE_FIXED) {
564 		infopacket->sb[7] = (unsigned char)((vrr->min_refresh_in_uhz + 500000) / 1000000);
565 	} else {
566 		infopacket->sb[7] = (unsigned char)((vrr->max_refresh_in_uhz + 500000) / 1000000);
567 	}
568 
569 	/* PB8 = FreeSync Maximum refresh rate (Hz)
570 	 * Note: We should never go above the field rate of the mode timing set.
571 	 */
572 	infopacket->sb[8] = (unsigned char)((vrr->max_refresh_in_uhz + 500000) / 1000000);
573 }
574 
build_vrr_infopacket_data_v3(const struct mod_vrr_params * vrr,struct dc_info_packet * infopacket)575 static void build_vrr_infopacket_data_v3(const struct mod_vrr_params *vrr,
576 		struct dc_info_packet *infopacket)
577 {
578 	unsigned int min_refresh;
579 	unsigned int max_refresh;
580 	unsigned int fixed_refresh;
581 	unsigned int min_programmed;
582 	unsigned int max_programmed;
583 
584 	/* PB1 = 0x1A (24bit AMD IEEE OUI (0x00001A) - Byte 0) */
585 	infopacket->sb[1] = 0x1A;
586 
587 	/* PB2 = 0x00 (24bit AMD IEEE OUI (0x00001A) - Byte 1) */
588 	infopacket->sb[2] = 0x00;
589 
590 	/* PB3 = 0x00 (24bit AMD IEEE OUI (0x00001A) - Byte 2) */
591 	infopacket->sb[3] = 0x00;
592 
593 	/* PB4 = Reserved */
594 
595 	/* PB5 = Reserved */
596 
597 	/* PB6 = [Bits 7:3 = Reserved] */
598 
599 	/* PB6 = [Bit 0 = FreeSync Supported] */
600 	if (vrr->state != VRR_STATE_UNSUPPORTED)
601 		infopacket->sb[6] |= 0x01;
602 
603 	/* PB6 = [Bit 1 = FreeSync Enabled] */
604 	if (vrr->state != VRR_STATE_DISABLED &&
605 			vrr->state != VRR_STATE_UNSUPPORTED)
606 		infopacket->sb[6] |= 0x02;
607 
608 	/* PB6 = [Bit 2 = FreeSync Active] */
609 	if (vrr->state == VRR_STATE_ACTIVE_VARIABLE ||
610 			vrr->state == VRR_STATE_ACTIVE_FIXED)
611 		infopacket->sb[6] |= 0x04;
612 
613 	min_refresh = (vrr->min_refresh_in_uhz + 500000) / 1000000;
614 	max_refresh = (vrr->max_refresh_in_uhz + 500000) / 1000000;
615 	fixed_refresh = (vrr->fixed_refresh_in_uhz + 500000) / 1000000;
616 
617 	min_programmed = (vrr->state == VRR_STATE_ACTIVE_FIXED) ? fixed_refresh :
618 			(vrr->state == VRR_STATE_ACTIVE_VARIABLE) ? min_refresh :
619 			(vrr->state == VRR_STATE_INACTIVE) ? min_refresh :
620 			max_refresh; // Non-fs case, program nominal range
621 
622 	max_programmed = (vrr->state == VRR_STATE_ACTIVE_FIXED) ? fixed_refresh :
623 			(vrr->state == VRR_STATE_ACTIVE_VARIABLE) ? max_refresh :
624 			max_refresh;// Non-fs case, program nominal range
625 
626 	/* PB7 = FreeSync Minimum refresh rate (Hz) */
627 	infopacket->sb[7] = min_programmed & 0xFF;
628 
629 	/* PB8 = FreeSync Maximum refresh rate (Hz) */
630 	infopacket->sb[8] = max_programmed & 0xFF;
631 
632 	/* PB11 : MSB FreeSync Minimum refresh rate [Hz] - bits 9:8 */
633 	infopacket->sb[11] = (min_programmed >> 8) & 0x03;
634 
635 	/* PB12 : MSB FreeSync Maximum refresh rate [Hz] - bits 9:8 */
636 	infopacket->sb[12] = (max_programmed >> 8) & 0x03;
637 
638 	/* PB16 : Reserved bits 7:1, FixedRate bit 0 */
639 	infopacket->sb[16] = (vrr->state == VRR_STATE_ACTIVE_FIXED) ? 1 : 0;
640 }
641 
build_vrr_infopacket_fs2_data(enum color_transfer_func app_tf,struct dc_info_packet * infopacket)642 static void build_vrr_infopacket_fs2_data(enum color_transfer_func app_tf,
643 		struct dc_info_packet *infopacket)
644 {
645 	if (app_tf != TRANSFER_FUNC_UNKNOWN) {
646 		infopacket->valid = true;
647 
648 		infopacket->sb[6] |= 0x08;  // PB6 = [Bit 3 = Native Color Active]
649 
650 		if (app_tf == TRANSFER_FUNC_GAMMA_22) {
651 			infopacket->sb[9] |= 0x04;  // PB6 = [Bit 2 = Gamma 2.2 EOTF Active]
652 		}
653 	}
654 }
655 
build_vrr_infopacket_header_v1(enum signal_type signal,struct dc_info_packet * infopacket,unsigned int * payload_size)656 static void build_vrr_infopacket_header_v1(enum signal_type signal,
657 		struct dc_info_packet *infopacket,
658 		unsigned int *payload_size)
659 {
660 	if (dc_is_hdmi_signal(signal)) {
661 
662 		/* HEADER */
663 
664 		/* HB0  = Packet Type = 0x83 (Source Product
665 		 *	  Descriptor InfoFrame)
666 		 */
667 		infopacket->hb0 = DC_HDMI_INFOFRAME_TYPE_SPD;
668 
669 		/* HB1  = Version = 0x01 */
670 		infopacket->hb1 = 0x01;
671 
672 		/* HB2  = [Bits 7:5 = 0] [Bits 4:0 = Length = 0x08] */
673 		infopacket->hb2 = 0x08;
674 
675 		*payload_size = 0x08;
676 
677 	} else if (dc_is_dp_signal(signal)) {
678 
679 		/* HEADER */
680 
681 		/* HB0  = Secondary-data Packet ID = 0 - Only non-zero
682 		 *	  when used to associate audio related info packets
683 		 */
684 		infopacket->hb0 = 0x00;
685 
686 		/* HB1  = Packet Type = 0x83 (Source Product
687 		 *	  Descriptor InfoFrame)
688 		 */
689 		infopacket->hb1 = DC_HDMI_INFOFRAME_TYPE_SPD;
690 
691 		/* HB2  = [Bits 7:0 = Least significant eight bits -
692 		 *	  For INFOFRAME, the value must be 1Bh]
693 		 */
694 		infopacket->hb2 = 0x1B;
695 
696 		/* HB3  = [Bits 7:2 = INFOFRAME SDP Version Number = 0x1]
697 		 *	  [Bits 1:0 = Most significant two bits = 0x00]
698 		 */
699 		infopacket->hb3 = 0x04;
700 
701 		*payload_size = 0x1B;
702 	}
703 }
704 
build_vrr_infopacket_header_v2(enum signal_type signal,struct dc_info_packet * infopacket,unsigned int * payload_size)705 static void build_vrr_infopacket_header_v2(enum signal_type signal,
706 		struct dc_info_packet *infopacket,
707 		unsigned int *payload_size)
708 {
709 	if (dc_is_hdmi_signal(signal)) {
710 
711 		/* HEADER */
712 
713 		/* HB0  = Packet Type = 0x83 (Source Product
714 		 *	  Descriptor InfoFrame)
715 		 */
716 		infopacket->hb0 = DC_HDMI_INFOFRAME_TYPE_SPD;
717 
718 		/* HB1  = Version = 0x02 */
719 		infopacket->hb1 = 0x02;
720 
721 		/* HB2  = [Bits 7:5 = 0] [Bits 4:0 = Length = 0x09] */
722 		infopacket->hb2 = 0x09;
723 
724 		*payload_size = 0x09;
725 	} else if (dc_is_dp_signal(signal)) {
726 
727 		/* HEADER */
728 
729 		/* HB0  = Secondary-data Packet ID = 0 - Only non-zero
730 		 *	  when used to associate audio related info packets
731 		 */
732 		infopacket->hb0 = 0x00;
733 
734 		/* HB1  = Packet Type = 0x83 (Source Product
735 		 *	  Descriptor InfoFrame)
736 		 */
737 		infopacket->hb1 = DC_HDMI_INFOFRAME_TYPE_SPD;
738 
739 		/* HB2  = [Bits 7:0 = Least significant eight bits -
740 		 *	  For INFOFRAME, the value must be 1Bh]
741 		 */
742 		infopacket->hb2 = 0x1B;
743 
744 		/* HB3  = [Bits 7:2 = INFOFRAME SDP Version Number = 0x2]
745 		 *	  [Bits 1:0 = Most significant two bits = 0x00]
746 		 */
747 		infopacket->hb3 = 0x08;
748 
749 		*payload_size = 0x1B;
750 	}
751 }
752 
build_vrr_infopacket_header_v3(enum signal_type signal,struct dc_info_packet * infopacket,unsigned int * payload_size)753 static void build_vrr_infopacket_header_v3(enum signal_type signal,
754 		struct dc_info_packet *infopacket,
755 		unsigned int *payload_size)
756 {
757 	unsigned char version;
758 
759 	version = 3;
760 	if (dc_is_hdmi_signal(signal)) {
761 
762 		/* HEADER */
763 
764 		/* HB0  = Packet Type = 0x83 (Source Product
765 		 *	  Descriptor InfoFrame)
766 		 */
767 		infopacket->hb0 = DC_HDMI_INFOFRAME_TYPE_SPD;
768 
769 		/* HB1  = Version = 0x03 */
770 		infopacket->hb1 = version;
771 
772 		/* HB2  = [Bits 7:5 = 0] [Bits 4:0 = Length] */
773 		infopacket->hb2 = 0x10;
774 
775 		*payload_size = 0x10;
776 	} else if (dc_is_dp_signal(signal)) {
777 
778 		/* HEADER */
779 
780 		/* HB0  = Secondary-data Packet ID = 0 - Only non-zero
781 		 *	  when used to associate audio related info packets
782 		 */
783 		infopacket->hb0 = 0x00;
784 
785 		/* HB1  = Packet Type = 0x83 (Source Product
786 		 *	  Descriptor InfoFrame)
787 		 */
788 		infopacket->hb1 = DC_HDMI_INFOFRAME_TYPE_SPD;
789 
790 		/* HB2  = [Bits 7:0 = Least significant eight bits -
791 		 *	  For INFOFRAME, the value must be 1Bh]
792 		 */
793 		infopacket->hb2 = 0x1B;
794 
795 		/* HB3  = [Bits 7:2 = INFOFRAME SDP Version Number = 0x2]
796 		 *	  [Bits 1:0 = Most significant two bits = 0x00]
797 		 */
798 
799 		infopacket->hb3 = (version & 0x3F) << 2;
800 
801 		*payload_size = 0x1B;
802 	}
803 }
804 
build_vrr_infopacket_checksum(unsigned int * payload_size,struct dc_info_packet * infopacket)805 static void build_vrr_infopacket_checksum(unsigned int *payload_size,
806 		struct dc_info_packet *infopacket)
807 {
808 	/* Calculate checksum */
809 	unsigned int idx = 0;
810 	unsigned char checksum = 0;
811 
812 	checksum += infopacket->hb0;
813 	checksum += infopacket->hb1;
814 	checksum += infopacket->hb2;
815 	checksum += infopacket->hb3;
816 
817 	for (idx = 1; idx <= *payload_size; idx++)
818 		checksum += infopacket->sb[idx];
819 
820 	/* PB0 = Checksum (one byte complement) */
821 	infopacket->sb[0] = (unsigned char)(0x100 - checksum);
822 
823 	infopacket->valid = true;
824 }
825 
build_vrr_infopacket_v1(enum signal_type signal,const struct mod_vrr_params * vrr,struct dc_info_packet * infopacket,bool freesync_on_desktop)826 static void build_vrr_infopacket_v1(enum signal_type signal,
827 		const struct mod_vrr_params *vrr,
828 		struct dc_info_packet *infopacket,
829 		bool freesync_on_desktop)
830 {
831 	/* SPD info packet for FreeSync */
832 	unsigned int payload_size = 0;
833 
834 	build_vrr_infopacket_header_v1(signal, infopacket, &payload_size);
835 	build_vrr_infopacket_data_v1(vrr, infopacket, freesync_on_desktop);
836 	build_vrr_infopacket_checksum(&payload_size, infopacket);
837 
838 	infopacket->valid = true;
839 }
840 
build_vrr_infopacket_v2(enum signal_type signal,const struct mod_vrr_params * vrr,enum color_transfer_func app_tf,struct dc_info_packet * infopacket,bool freesync_on_desktop)841 static void build_vrr_infopacket_v2(enum signal_type signal,
842 		const struct mod_vrr_params *vrr,
843 		enum color_transfer_func app_tf,
844 		struct dc_info_packet *infopacket,
845 		bool freesync_on_desktop)
846 {
847 	unsigned int payload_size = 0;
848 
849 	build_vrr_infopacket_header_v2(signal, infopacket, &payload_size);
850 	build_vrr_infopacket_data_v1(vrr, infopacket, freesync_on_desktop);
851 
852 	build_vrr_infopacket_fs2_data(app_tf, infopacket);
853 
854 	build_vrr_infopacket_checksum(&payload_size, infopacket);
855 
856 	infopacket->valid = true;
857 }
858 #ifndef TRIM_FSFT
build_vrr_infopacket_fast_transport_data(bool ftActive,unsigned int ftOutputRate,struct dc_info_packet * infopacket)859 static void build_vrr_infopacket_fast_transport_data(
860 	bool ftActive,
861 	unsigned int ftOutputRate,
862 	struct dc_info_packet *infopacket)
863 {
864 	/* PB9 : bit7 - fast transport Active*/
865 	unsigned char activeBit = (ftActive) ? 1 << 7 : 0;
866 
867 	infopacket->sb[1] &= ~activeBit;  //clear bit
868 	infopacket->sb[1] |=  activeBit;  //set bit
869 
870 	/* PB13 : Target Output Pixel Rate [kHz] - bits 7:0  */
871 	infopacket->sb[13] = ftOutputRate & 0xFF;
872 
873 	/* PB14 : Target Output Pixel Rate [kHz] - bits 15:8  */
874 	infopacket->sb[14] = (ftOutputRate >> 8) & 0xFF;
875 
876 	/* PB15 : Target Output Pixel Rate [kHz] - bits 23:16  */
877 	infopacket->sb[15] = (ftOutputRate >> 16) & 0xFF;
878 
879 }
880 #endif
881 
build_vrr_infopacket_v3(enum signal_type signal,const struct mod_vrr_params * vrr,bool ftActive,unsigned int ftOutputRate,enum color_transfer_func app_tf,struct dc_info_packet * infopacket)882 static void build_vrr_infopacket_v3(enum signal_type signal,
883 		const struct mod_vrr_params *vrr,
884 #ifndef TRIM_FSFT
885 		bool ftActive, unsigned int ftOutputRate,
886 #endif
887 		enum color_transfer_func app_tf,
888 		struct dc_info_packet *infopacket)
889 {
890 	unsigned int payload_size = 0;
891 
892 	build_vrr_infopacket_header_v3(signal, infopacket, &payload_size);
893 	build_vrr_infopacket_data_v3(vrr, infopacket);
894 
895 	build_vrr_infopacket_fs2_data(app_tf, infopacket);
896 
897 #ifndef TRIM_FSFT
898 	build_vrr_infopacket_fast_transport_data(
899 			ftActive,
900 			ftOutputRate,
901 			infopacket);
902 #endif
903 
904 	build_vrr_infopacket_checksum(&payload_size, infopacket);
905 
906 	infopacket->valid = true;
907 }
908 
build_vrr_infopacket_sdp_v1_3(enum vrr_packet_type packet_type,struct dc_info_packet * infopacket)909 static void build_vrr_infopacket_sdp_v1_3(enum vrr_packet_type packet_type,
910 										struct dc_info_packet *infopacket)
911 {
912 	uint8_t idx = 0, size = 0;
913 
914 	size = ((packet_type == PACKET_TYPE_FS_V1) ? 0x08 :
915 			(packet_type == PACKET_TYPE_FS_V3) ? 0x10 :
916 												0x09);
917 
918 	for (idx = infopacket->hb2; idx > 1; idx--) // Data Byte Count: 0x1B
919 		infopacket->sb[idx] = infopacket->sb[idx-1];
920 
921 	infopacket->sb[1] = size;                         // Length
922 	infopacket->sb[0] = (infopacket->hb3 >> 2) & 0x3F;//Version
923 	infopacket->hb3   = (0x13 << 2);                  // Header,SDP 1.3
924 	infopacket->hb2   = 0x1D;
925 }
926 
mod_freesync_build_vrr_infopacket(struct mod_freesync * mod_freesync,const struct dc_stream_state * stream,const struct mod_vrr_params * vrr,enum vrr_packet_type packet_type,enum color_transfer_func app_tf,struct dc_info_packet * infopacket,bool pack_sdp_v1_3)927 void mod_freesync_build_vrr_infopacket(struct mod_freesync *mod_freesync,
928 		const struct dc_stream_state *stream,
929 		const struct mod_vrr_params *vrr,
930 		enum vrr_packet_type packet_type,
931 		enum color_transfer_func app_tf,
932 		struct dc_info_packet *infopacket,
933 		bool pack_sdp_v1_3)
934 {
935 	/* SPD info packet for FreeSync
936 	 * VTEM info packet for HdmiVRR
937 	 * Check if Freesync is supported. Return if false. If true,
938 	 * set the corresponding bit in the info packet
939 	 */
940 	if (!vrr->send_info_frame)
941 		return;
942 
943 	switch (packet_type) {
944 	case PACKET_TYPE_FS_V3:
945 #ifndef TRIM_FSFT
946 		// always populate with pixel rate.
947 		build_vrr_infopacket_v3(
948 				stream->signal, vrr,
949 				stream->timing.flags.FAST_TRANSPORT,
950 				(stream->timing.flags.FAST_TRANSPORT) ?
951 						stream->timing.fast_transport_output_rate_100hz :
952 						stream->timing.pix_clk_100hz,
953 				app_tf, infopacket);
954 #else
955 		build_vrr_infopacket_v3(stream->signal, vrr, app_tf, infopacket);
956 #endif
957 		break;
958 	case PACKET_TYPE_FS_V2:
959 		build_vrr_infopacket_v2(stream->signal, vrr, app_tf, infopacket, stream->freesync_on_desktop);
960 		break;
961 	case PACKET_TYPE_VRR:
962 	case PACKET_TYPE_FS_V1:
963 	default:
964 		build_vrr_infopacket_v1(stream->signal, vrr, infopacket, stream->freesync_on_desktop);
965 	}
966 
967 	if (true == pack_sdp_v1_3 &&
968 		true == dc_is_dp_signal(stream->signal) &&
969 		packet_type != PACKET_TYPE_VRR &&
970 		packet_type != PACKET_TYPE_VTEM)
971 		build_vrr_infopacket_sdp_v1_3(packet_type, infopacket);
972 }
973 
mod_freesync_build_vrr_params(struct mod_freesync * mod_freesync,const struct dc_stream_state * stream,struct mod_freesync_config * in_config,struct mod_vrr_params * in_out_vrr)974 void mod_freesync_build_vrr_params(struct mod_freesync *mod_freesync,
975 		const struct dc_stream_state *stream,
976 		struct mod_freesync_config *in_config,
977 		struct mod_vrr_params *in_out_vrr)
978 {
979 	struct core_freesync *core_freesync = NULL;
980 	unsigned long long nominal_field_rate_in_uhz = 0;
981 	unsigned long long rounded_nominal_in_uhz = 0;
982 	unsigned int refresh_range = 0;
983 	unsigned long long min_refresh_in_uhz = 0;
984 	unsigned long long max_refresh_in_uhz = 0;
985 
986 	if (mod_freesync == NULL)
987 		return;
988 
989 	core_freesync = MOD_FREESYNC_TO_CORE(mod_freesync);
990 
991 	/* Calculate nominal field rate for stream */
992 	nominal_field_rate_in_uhz =
993 			mod_freesync_calc_nominal_field_rate(stream);
994 
995 	min_refresh_in_uhz = in_config->min_refresh_in_uhz;
996 	max_refresh_in_uhz = in_config->max_refresh_in_uhz;
997 
998 	/* Full range may be larger than current video timing, so cap at nominal */
999 	if (max_refresh_in_uhz > nominal_field_rate_in_uhz)
1000 		max_refresh_in_uhz = nominal_field_rate_in_uhz;
1001 
1002 	/* Full range may be larger than current video timing, so cap at nominal */
1003 	if (min_refresh_in_uhz > max_refresh_in_uhz)
1004 		min_refresh_in_uhz = max_refresh_in_uhz;
1005 
1006 	/* If a monitor reports exactly max refresh of 2x of min, enforce it on nominal */
1007 	rounded_nominal_in_uhz =
1008 			div_u64(nominal_field_rate_in_uhz + 50000, 100000) * 100000;
1009 	if (in_config->max_refresh_in_uhz == (2 * in_config->min_refresh_in_uhz) &&
1010 		in_config->max_refresh_in_uhz == rounded_nominal_in_uhz)
1011 		min_refresh_in_uhz = div_u64(nominal_field_rate_in_uhz, 2);
1012 
1013 	if (!vrr_settings_require_update(core_freesync,
1014 			in_config, (unsigned int)min_refresh_in_uhz, (unsigned int)max_refresh_in_uhz,
1015 			in_out_vrr))
1016 		return;
1017 
1018 	in_out_vrr->state = in_config->state;
1019 	in_out_vrr->send_info_frame = in_config->vsif_supported;
1020 
1021 	if (in_config->state == VRR_STATE_UNSUPPORTED) {
1022 		in_out_vrr->state = VRR_STATE_UNSUPPORTED;
1023 		in_out_vrr->supported = false;
1024 		in_out_vrr->adjust.v_total_min = stream->timing.v_total;
1025 		in_out_vrr->adjust.v_total_max = stream->timing.v_total;
1026 
1027 		return;
1028 
1029 	} else {
1030 		in_out_vrr->min_refresh_in_uhz = (unsigned int)min_refresh_in_uhz;
1031 		in_out_vrr->max_duration_in_us =
1032 				calc_duration_in_us_from_refresh_in_uhz(
1033 						(unsigned int)min_refresh_in_uhz);
1034 
1035 		in_out_vrr->max_refresh_in_uhz = (unsigned int)max_refresh_in_uhz;
1036 		in_out_vrr->min_duration_in_us =
1037 				calc_duration_in_us_from_refresh_in_uhz(
1038 						(unsigned int)max_refresh_in_uhz);
1039 
1040 		if (in_config->state == VRR_STATE_ACTIVE_FIXED)
1041 			in_out_vrr->fixed_refresh_in_uhz = in_config->fixed_refresh_in_uhz;
1042 		else
1043 			in_out_vrr->fixed_refresh_in_uhz = 0;
1044 
1045 		refresh_range = div_u64(in_out_vrr->max_refresh_in_uhz + 500000, 1000000) -
1046 +				div_u64(in_out_vrr->min_refresh_in_uhz + 500000, 1000000);
1047 
1048 		in_out_vrr->supported = true;
1049 	}
1050 
1051 	in_out_vrr->fixed.ramping_active = in_config->ramping;
1052 
1053 	in_out_vrr->btr.btr_enabled = in_config->btr;
1054 
1055 	if (in_out_vrr->max_refresh_in_uhz < (2 * in_out_vrr->min_refresh_in_uhz))
1056 		in_out_vrr->btr.btr_enabled = false;
1057 	else {
1058 		in_out_vrr->btr.margin_in_us = in_out_vrr->max_duration_in_us -
1059 				2 * in_out_vrr->min_duration_in_us;
1060 		if (in_out_vrr->btr.margin_in_us > BTR_MAX_MARGIN)
1061 			in_out_vrr->btr.margin_in_us = BTR_MAX_MARGIN;
1062 	}
1063 
1064 	in_out_vrr->btr.btr_active = false;
1065 	in_out_vrr->btr.inserted_duration_in_us = 0;
1066 	in_out_vrr->btr.frames_to_insert = 0;
1067 	in_out_vrr->btr.frame_counter = 0;
1068 	in_out_vrr->fixed.fixed_active = false;
1069 	in_out_vrr->fixed.target_refresh_in_uhz = 0;
1070 
1071 	in_out_vrr->btr.mid_point_in_us =
1072 				(in_out_vrr->min_duration_in_us +
1073 				 in_out_vrr->max_duration_in_us) / 2;
1074 
1075 	if (in_out_vrr->state == VRR_STATE_UNSUPPORTED) {
1076 		in_out_vrr->adjust.v_total_min = stream->timing.v_total;
1077 		in_out_vrr->adjust.v_total_max = stream->timing.v_total;
1078 	} else if (in_out_vrr->state == VRR_STATE_DISABLED) {
1079 		in_out_vrr->adjust.v_total_min = stream->timing.v_total;
1080 		in_out_vrr->adjust.v_total_max = stream->timing.v_total;
1081 	} else if (in_out_vrr->state == VRR_STATE_INACTIVE) {
1082 		in_out_vrr->adjust.v_total_min = stream->timing.v_total;
1083 		in_out_vrr->adjust.v_total_max = stream->timing.v_total;
1084 	} else if (in_out_vrr->state == VRR_STATE_ACTIVE_VARIABLE &&
1085 			refresh_range >= MIN_REFRESH_RANGE) {
1086 
1087 		in_out_vrr->adjust.v_total_min =
1088 			mod_freesync_calc_v_total_from_refresh(stream,
1089 				in_out_vrr->max_refresh_in_uhz);
1090 		in_out_vrr->adjust.v_total_max =
1091 			mod_freesync_calc_v_total_from_refresh(stream,
1092 				in_out_vrr->min_refresh_in_uhz);
1093 	} else if (in_out_vrr->state == VRR_STATE_ACTIVE_FIXED) {
1094 		in_out_vrr->fixed.target_refresh_in_uhz =
1095 				in_out_vrr->fixed_refresh_in_uhz;
1096 		if (in_out_vrr->fixed.ramping_active &&
1097 				in_out_vrr->fixed.fixed_active) {
1098 			/* Do not update vtotals if ramping is already active
1099 			 * in order to continue ramp from current refresh.
1100 			 */
1101 			in_out_vrr->fixed.fixed_active = true;
1102 		} else {
1103 			in_out_vrr->fixed.fixed_active = true;
1104 			in_out_vrr->adjust.v_total_min =
1105 				mod_freesync_calc_v_total_from_refresh(stream,
1106 					in_out_vrr->fixed.target_refresh_in_uhz);
1107 			in_out_vrr->adjust.v_total_max =
1108 				in_out_vrr->adjust.v_total_min;
1109 		}
1110 	} else {
1111 		in_out_vrr->state = VRR_STATE_INACTIVE;
1112 		in_out_vrr->adjust.v_total_min = stream->timing.v_total;
1113 		in_out_vrr->adjust.v_total_max = stream->timing.v_total;
1114 	}
1115 }
1116 
mod_freesync_handle_preflip(struct mod_freesync * mod_freesync,const struct dc_plane_state * plane,const struct dc_stream_state * stream,unsigned int curr_time_stamp_in_us,struct mod_vrr_params * in_out_vrr)1117 void mod_freesync_handle_preflip(struct mod_freesync *mod_freesync,
1118 		const struct dc_plane_state *plane,
1119 		const struct dc_stream_state *stream,
1120 		unsigned int curr_time_stamp_in_us,
1121 		struct mod_vrr_params *in_out_vrr)
1122 {
1123 	struct core_freesync *core_freesync = NULL;
1124 	unsigned int last_render_time_in_us = 0;
1125 	unsigned int average_render_time_in_us = 0;
1126 
1127 	if (mod_freesync == NULL)
1128 		return;
1129 
1130 	core_freesync = MOD_FREESYNC_TO_CORE(mod_freesync);
1131 
1132 	if (in_out_vrr->supported &&
1133 			in_out_vrr->state == VRR_STATE_ACTIVE_VARIABLE) {
1134 		unsigned int i = 0;
1135 		unsigned int oldest_index = plane->time.index + 1;
1136 
1137 		if (oldest_index >= DC_PLANE_UPDATE_TIMES_MAX)
1138 			oldest_index = 0;
1139 
1140 		last_render_time_in_us = curr_time_stamp_in_us -
1141 				plane->time.prev_update_time_in_us;
1142 
1143 		/* Sum off all entries except oldest one */
1144 		for (i = 0; i < DC_PLANE_UPDATE_TIMES_MAX; i++) {
1145 			average_render_time_in_us +=
1146 					plane->time.time_elapsed_in_us[i];
1147 		}
1148 		average_render_time_in_us -=
1149 				plane->time.time_elapsed_in_us[oldest_index];
1150 
1151 		/* Add render time for current flip */
1152 		average_render_time_in_us += last_render_time_in_us;
1153 		average_render_time_in_us /= DC_PLANE_UPDATE_TIMES_MAX;
1154 
1155 		if (in_out_vrr->btr.btr_enabled) {
1156 			apply_below_the_range(core_freesync,
1157 					stream,
1158 					last_render_time_in_us,
1159 					in_out_vrr);
1160 		} else {
1161 			apply_fixed_refresh(core_freesync,
1162 				stream,
1163 				last_render_time_in_us,
1164 				in_out_vrr);
1165 		}
1166 
1167 	}
1168 }
1169 
mod_freesync_handle_v_update(struct mod_freesync * mod_freesync,const struct dc_stream_state * stream,struct mod_vrr_params * in_out_vrr)1170 void mod_freesync_handle_v_update(struct mod_freesync *mod_freesync,
1171 		const struct dc_stream_state *stream,
1172 		struct mod_vrr_params *in_out_vrr)
1173 {
1174 	struct core_freesync *core_freesync = NULL;
1175 
1176 	if ((mod_freesync == NULL) || (stream == NULL) || (in_out_vrr == NULL))
1177 		return;
1178 
1179 	core_freesync = MOD_FREESYNC_TO_CORE(mod_freesync);
1180 
1181 	if (in_out_vrr->supported == false)
1182 		return;
1183 
1184 	/* Below the Range Logic */
1185 
1186 	/* Only execute if in fullscreen mode */
1187 	if (in_out_vrr->state == VRR_STATE_ACTIVE_VARIABLE &&
1188 					in_out_vrr->btr.btr_active) {
1189 		/* TODO: pass in flag for Pre-DCE12 ASIC
1190 		 * in order for frame variable duration to take affect,
1191 		 * it needs to be done one VSYNC early, which is at
1192 		 * frameCounter == 1.
1193 		 * For DCE12 and newer updates to V_TOTAL_MIN/MAX
1194 		 * will take affect on current frame
1195 		 */
1196 		if (in_out_vrr->btr.frames_to_insert ==
1197 				in_out_vrr->btr.frame_counter) {
1198 			in_out_vrr->adjust.v_total_min =
1199 				calc_v_total_from_duration(stream,
1200 				in_out_vrr,
1201 				in_out_vrr->btr.inserted_duration_in_us);
1202 			in_out_vrr->adjust.v_total_max =
1203 				in_out_vrr->adjust.v_total_min;
1204 		}
1205 
1206 		if (in_out_vrr->btr.frame_counter > 0)
1207 			in_out_vrr->btr.frame_counter--;
1208 
1209 		/* Restore FreeSync */
1210 		if (in_out_vrr->btr.frame_counter == 0) {
1211 			in_out_vrr->adjust.v_total_min =
1212 				mod_freesync_calc_v_total_from_refresh(stream,
1213 				in_out_vrr->max_refresh_in_uhz);
1214 			in_out_vrr->adjust.v_total_max =
1215 				mod_freesync_calc_v_total_from_refresh(stream,
1216 				in_out_vrr->min_refresh_in_uhz);
1217 		}
1218 	}
1219 
1220 	/* If in fullscreen freesync mode or in video, do not program
1221 	 * static screen ramp values
1222 	 */
1223 	if (in_out_vrr->state == VRR_STATE_ACTIVE_VARIABLE)
1224 		in_out_vrr->fixed.ramping_active = false;
1225 
1226 	/* Gradual Static Screen Ramping Logic
1227 	 * Execute if ramp is active and user enabled freesync static screen
1228 	 */
1229 	if (in_out_vrr->state == VRR_STATE_ACTIVE_FIXED &&
1230 				in_out_vrr->fixed.ramping_active) {
1231 		update_v_total_for_static_ramp(
1232 				core_freesync, stream, in_out_vrr);
1233 	}
1234 }
1235 
mod_freesync_get_settings(struct mod_freesync * mod_freesync,const struct mod_vrr_params * vrr,unsigned int * v_total_min,unsigned int * v_total_max,unsigned int * event_triggers,unsigned int * window_min,unsigned int * window_max,unsigned int * lfc_mid_point_in_us,unsigned int * inserted_frames,unsigned int * inserted_duration_in_us)1236 void mod_freesync_get_settings(struct mod_freesync *mod_freesync,
1237 		const struct mod_vrr_params *vrr,
1238 		unsigned int *v_total_min, unsigned int *v_total_max,
1239 		unsigned int *event_triggers,
1240 		unsigned int *window_min, unsigned int *window_max,
1241 		unsigned int *lfc_mid_point_in_us,
1242 		unsigned int *inserted_frames,
1243 		unsigned int *inserted_duration_in_us)
1244 {
1245 	if (mod_freesync == NULL)
1246 		return;
1247 
1248 	if (vrr->supported) {
1249 		*v_total_min = vrr->adjust.v_total_min;
1250 		*v_total_max = vrr->adjust.v_total_max;
1251 		*event_triggers = 0;
1252 		*lfc_mid_point_in_us = vrr->btr.mid_point_in_us;
1253 		*inserted_frames = vrr->btr.frames_to_insert;
1254 		*inserted_duration_in_us = vrr->btr.inserted_duration_in_us;
1255 	}
1256 }
1257 
mod_freesync_calc_nominal_field_rate(const struct dc_stream_state * stream)1258 unsigned long long mod_freesync_calc_nominal_field_rate(
1259 			const struct dc_stream_state *stream)
1260 {
1261 	unsigned long long nominal_field_rate_in_uhz = 0;
1262 	unsigned int total = stream->timing.h_total * stream->timing.v_total;
1263 
1264 	/* Calculate nominal field rate for stream, rounded up to nearest integer */
1265 	nominal_field_rate_in_uhz = stream->timing.pix_clk_100hz;
1266 	nominal_field_rate_in_uhz *= 100000000ULL;
1267 
1268 	nominal_field_rate_in_uhz =	div_u64(nominal_field_rate_in_uhz, total);
1269 
1270 	return nominal_field_rate_in_uhz;
1271 }
1272 
mod_freesync_calc_field_rate_from_timing(unsigned int vtotal,unsigned int htotal,unsigned int pix_clk)1273 unsigned long long mod_freesync_calc_field_rate_from_timing(
1274 		unsigned int vtotal, unsigned int htotal, unsigned int pix_clk)
1275 {
1276 	unsigned long long field_rate_in_uhz = 0;
1277 	unsigned int total = htotal * vtotal;
1278 
1279 	/* Calculate nominal field rate for stream, rounded up to nearest integer */
1280 	field_rate_in_uhz = pix_clk;
1281 	field_rate_in_uhz *= 1000000ULL;
1282 
1283 	field_rate_in_uhz =	div_u64(field_rate_in_uhz, total);
1284 
1285 	return field_rate_in_uhz;
1286 }
1287 
mod_freesync_is_valid_range(uint32_t min_refresh_cap_in_uhz,uint32_t max_refresh_cap_in_uhz,uint32_t nominal_field_rate_in_uhz)1288 bool mod_freesync_is_valid_range(uint32_t min_refresh_cap_in_uhz,
1289 		uint32_t max_refresh_cap_in_uhz,
1290 		uint32_t nominal_field_rate_in_uhz)
1291 {
1292 
1293 	/* Typically nominal refresh calculated can have some fractional part.
1294 	 * Allow for some rounding error of actual video timing by taking floor
1295 	 * of caps and request. Round the nominal refresh rate.
1296 	 *
1297 	 * Dividing will convert everything to units in Hz although input
1298 	 * variable name is in uHz!
1299 	 *
1300 	 * Also note, this takes care of rounding error on the nominal refresh
1301 	 * so by rounding error we only expect it to be off by a small amount,
1302 	 * such as < 0.1 Hz. i.e. 143.9xxx or 144.1xxx.
1303 	 *
1304 	 * Example 1. Caps    Min = 40 Hz, Max = 144 Hz
1305 	 *            Request Min = 40 Hz, Max = 144 Hz
1306 	 *                    Nominal = 143.5x Hz rounded to 144 Hz
1307 	 *            This function should allow this as valid request
1308 	 *
1309 	 * Example 2. Caps    Min = 40 Hz, Max = 144 Hz
1310 	 *            Request Min = 40 Hz, Max = 144 Hz
1311 	 *                    Nominal = 144.4x Hz rounded to 144 Hz
1312 	 *            This function should allow this as valid request
1313 	 *
1314 	 * Example 3. Caps    Min = 40 Hz, Max = 144 Hz
1315 	 *            Request Min = 40 Hz, Max = 144 Hz
1316 	 *                    Nominal = 120.xx Hz rounded to 120 Hz
1317 	 *            This function should return NOT valid since the requested
1318 	 *            max is greater than current timing's nominal
1319 	 *
1320 	 * Example 4. Caps    Min = 40 Hz, Max = 120 Hz
1321 	 *            Request Min = 40 Hz, Max = 120 Hz
1322 	 *                    Nominal = 144.xx Hz rounded to 144 Hz
1323 	 *            This function should return NOT valid since the nominal
1324 	 *            is greater than the capability's max refresh
1325 	 */
1326 	nominal_field_rate_in_uhz =
1327 			div_u64(nominal_field_rate_in_uhz + 500000, 1000000);
1328 	min_refresh_cap_in_uhz /= 1000000;
1329 	max_refresh_cap_in_uhz /= 1000000;
1330 
1331 	/* Check nominal is within range */
1332 	if (nominal_field_rate_in_uhz > max_refresh_cap_in_uhz ||
1333 		nominal_field_rate_in_uhz < min_refresh_cap_in_uhz)
1334 		return false;
1335 
1336 	/* If nominal is less than max, limit the max allowed refresh rate */
1337 	if (nominal_field_rate_in_uhz < max_refresh_cap_in_uhz)
1338 		max_refresh_cap_in_uhz = nominal_field_rate_in_uhz;
1339 
1340 	/* Check min is within range */
1341 	if (min_refresh_cap_in_uhz > max_refresh_cap_in_uhz)
1342 		return false;
1343 
1344 	/* For variable range, check for at least 10 Hz range */
1345 	if (nominal_field_rate_in_uhz - min_refresh_cap_in_uhz < 10)
1346 		return false;
1347 
1348 	return true;
1349 }
1350