Home
last modified time | relevance | path

Searched refs:Control (Results 1 – 25 of 39) sorted by relevance

12

/arch/powerpc/sysdev/
DKconfig37 This option enables support for RCPM (Run Control/Power Management).
/arch/arm/boot/dts/
Dintel-ixp46x-ixdp465.dts3 * Device Tree file for the Intel IXDP465 Control Plane processor reference
Daspeed-bmc-facebook-cmm.dts49 * channels are connecting to 4 Fan Control Boards.
229 * PCA9548 (32-0070), 8 channels connecting to Fan Control
242 * PCA9548 (33-0070), 8 channels connecting to Fan Control
255 * PCA9548 (34-0070), 8 channels connecting to Fan Control
268 * PCA9548 (35-0070), 8 channels connecting to Fan Control
1279 * I2C bus to Fan Control Boards.
1291 /* To Fan Control Board #1 */
1347 /* To Fan Control Board #2 */
1403 /* To Fan Control Board #3 */
1459 /* To Fan Control Board #4 */
Dintel-ixp43x-kixrp435.dts3 * Device Tree file for the Intel KIXRP435 Control Plane
Dintel-ixp42x-ixdp425.dts3 * Device Tree file for the Intel IXDP425 also known as IXCDP1100 Control Plane
Dowl-s500.dtsi265 <0xb01b0040 0x10>, /* Multiplexing Control */
266 <0xb01b0060 0x18>, /* PAD Control */
Daspeed-bmc-facebook-minipack.dts102 * connecting to top FCM (Fan Control Module).
115 * connecting to bottom FCM (Fan Control Module).
569 * (Fan Control Module).
635 * FCM (Fan Control Module).
Dgemini-sl93512r.dts187 /* Control pad skew comes from sl_switch.c in the vendor code */
Dvf610-bk4.dts346 /* RS485 Control */
Darmada-385-clearfog-gtr.dtsi50 47 - Control isolation of boot sensitive SAR signals
/arch/powerpc/platforms/52xx/
Dlite5200_pm.c176 out_be32(&bes->Control, sbes.Control); in lite5200_restore_regs()
/arch/x86/platform/olpc/
Dxo1-wakeup.S35 # Control registers were modified, pipeline resync is needed
/arch/arm/common/
Dvlock.S59 @ Control dependency implies strb not observable before previous ldrb.
Dmcpm_head.S116 @ Control dependency implies strb not observable before previous ldrb.
/arch/arm/mach-vexpress/
DKconfig54 bool "Dual Cluster System Control Block (DCSCB) support"
/arch/powerpc/boot/dts/fsl/
De5500_power_isa.dtsi48 power-isa-e.pc; // Embedded.Processor Control
De500mc_power_isa.dtsi48 power-isa-e.pc; // Embedded.Processor Control
De6500_power_isa.dtsi48 power-isa-e.pc; // Embedded.Processor Control
/arch/parisc/include/asm/
Dasmregs.h115 ;! Control Registers
/arch/powerpc/include/asm/
Dmpc52xx.h102 u32 Control; /* SDMA + 0x78 */ member
/arch/arm/mm/
Dproc-v7m.S155 @ Configure the System Control Register to ensure 8-byte stack alignment
Dproc-arm920.S381 mrc p15, 0, r6, c1, c0, 0 @ Control register
Dproc-arm926.S396 mrc p15, 0, r6, c1, c0, 0 @ Control register
/arch/m68k/hp300/
Dhp300map.map19 keycode 6 = Control
/arch/arm64/boot/dts/amlogic/
Dmeson-gxbb-nanopi-k2.dts237 gpio-line-names = "UART TX", "UART RX", "Power Control", "Power Key In",

12