Home
last modified time | relevance | path

Searched refs:DU (Results 1 – 11 of 11) sorted by relevance

/arch/powerpc/math-emu/
Dmath.c155 #define DU 6 macro
242 case LFSU: func = lfs; type = DU; break; in do_mathemu()
244 case LFDU: func = lfd; type = DU; break; in do_mathemu()
246 case STFSU: func = stfs; type = DU; break; in do_mathemu()
248 case STFDU: func = stfd; type = DU; break; in do_mathemu()
357 case DU: in do_mathemu()
447 case DU: in do_mathemu()
/arch/sh/kernel/cpu/sh4a/
Dsetup-shx3.c179 DU, enumerator
215 INTC_VECT(DU, 0x9e0),
267 DU, GPIO3, GPIO2, GPIO1, GPIO0, PAM, 0, 0,
301 VIN1, VIN0, IIC, DU} },
Dsetup-sh7734.c300 DU, enumerator
368 INTC_VECT(DU, 0x3E0),
496 DU } },
501 { DU, TMU00, TMU10, TMU20 } },
Dsetup-sh7770.c343 DU, VIDEO_IN, REMOTE, YUV, USB, ATAPI, CAN, GPS, GFX2D, enumerator
374 INTC_VECT(DU, 0x780), INTC_VECT(VIDEO_IN, 0x7a0),
424 GPS, CAN, ATAPI, USB, YUV, REMOTE, VIDEO_IN, DU, SRC, I2S,
431 { 0xffe00008, 0, 32, 8, /* INT2PRI2 */ { DMAC, I2S, SRC, DU } },
Dsetup-sh7785.c381 SIOF, MMCIF, DU, GDTA, enumerator
420 INTC_VECT(DU, 0xd80),
453 { 0, 0, 0, GDTA, DU, SSI0, SSI1, GPIO,
475 { 0xffd40024, 0, 32, 8, /* INT2PRI9 */ { DU, GDTA, } },
Dsetup-sh7786.c490 DU, enumerator
533 INTC_VECT(DU, 0xd00),
607 DU, SSI0, SSI1, SSI2, SSI3,
646 { 0xfe41084c, 0, 32, 8, /* INT2PRI19 */ { DU, SSI0, SSI1, SSI2 } },
/arch/sparc/kernel/
Dfpu_traps.S192 wr %g0, FPRS_FEF, %fprs ! clean DU/DL bits
/arch/arm64/boot/dts/renesas/
Dr8a77995-draak.dts481 * enabled to supply a pixel clock to the DU for the DPAD output when
Dbeacon-renesom-baseboard.dtsi220 /* External DU dot clocks */
Dr8a77990-ebisu.dts541 * enabled to supply a pixel clock to the DU for the DPAD output when
Dsalvator-common.dtsi307 /* External DU dot clocks */