Home
last modified time | relevance | path

Searched refs:PRID_IMP_MASK (Results 1 – 24 of 24) sorted by relevance

/arch/mips/include/asm/mach-loongson64/
Dkernel-entry-init.h29 andi t1, t0, PRID_IMP_MASK
34 andi t0, (PRID_IMP_MASK | PRID_REV_MASK)
60 andi t1, t0, PRID_IMP_MASK
65 andi t0, (PRID_IMP_MASK | PRID_REV_MASK)
88 andi s0, s0, (PRID_IMP_MASK | PRID_REV_MASK)
Dloongson_regs.h16 return ((read_c0_prid() & PRID_IMP_MASK) == PRID_IMP_LOONGSON_64G); in cpu_has_cfg()
/arch/mips/include/asm/netlogic/xlp-hal/
Dxlp.h104 int chip = read_c0_prid() & PRID_IMP_MASK; in cpu_is_xlpii()
113 int chip = read_c0_prid() & PRID_IMP_MASK; in cpu_is_xlp9xx()
/arch/mips/kernel/
Didle.c183 if ((c->processor_id & (PRID_IMP_MASK | PRID_REV_MASK)) >= in check_wait()
185 (c->processor_id & PRID_IMP_MASK) == PRID_IMP_LOONGSON_64R) in check_wait()
Dcpu-probe.c1039 switch (c->processor_id & PRID_IMP_MASK) { in cpu_probe_legacy()
1371 switch (c->processor_id & PRID_IMP_MASK) { in cpu_probe_mips()
1538 switch (c->processor_id & PRID_IMP_MASK) { in cpu_probe_alchemy()
1576 switch (c->processor_id & PRID_IMP_MASK) { in cpu_probe_sibyte()
1594 switch (c->processor_id & PRID_IMP_MASK) { in cpu_probe_sandcraft()
1607 switch (c->processor_id & PRID_IMP_MASK) { in cpu_probe_nxp()
1619 switch (c->processor_id & PRID_IMP_MASK) { in cpu_probe_broadcom()
1654 if ((c->processor_id & PRID_IMP_MASK) == PRID_IMP_BMIPS5200) in cpu_probe_broadcom()
1668 switch (c->processor_id & PRID_IMP_MASK) { in cpu_probe_cavium()
1743 switch (c->processor_id & PRID_IMP_MASK) { in cpu_probe_loongson()
[all …]
Dcpu-r3k-probe.c92 switch (c->processor_id & (PRID_COMP_MASK | PRID_IMP_MASK)) { in cpu_probe()
Dperf_event_mipsxx.c176 if ((boot_cpu_data.processor_id & PRID_IMP_MASK) == PRID_IMP_LOONGSON_64C) in get_loongson3_pmu_type()
178 if ((boot_cpu_data.processor_id & PRID_IMP_MASK) == PRID_IMP_LOONGSON_64G) in get_loongson3_pmu_type()
/arch/mips/include/asm/netlogic/
Dmips-extns.h149 uint32_t prid = read_c0_prid() & PRID_IMP_MASK; in nlm_nodeid()
160 uint32_t prid = read_c0_prid() & PRID_IMP_MASK; in nlm_core_id()
Dcommon.h116 return ((read_c0_prid() & PRID_IMP_MASK) in nlm_cores_per_node()
/arch/mips/netlogic/xlp/
Dwakeup.c138 switch (read_c0_prid() & PRID_IMP_MASK) { in xlp_enable_secondary_cores()
150 switch (read_c0_prid() & PRID_IMP_MASK) { in xlp_enable_secondary_cores()
Ddt.c51 switch (current_cpu_data.processor_id & PRID_IMP_MASK) { in xlp_dt_init()
Dsetup.c123 switch (read_c0_prid() & PRID_IMP_MASK) { in get_system_type()
Dahci-init.c154 int chip = read_c0_prid() & PRID_IMP_MASK; in nlm_ahci_init()
/arch/mips/loongson64/
Dcpucfg-emul.c16 return ((c->processor_id & PRID_IMP_MASK) == in is_loongson()
139 switch (c->processor_id & (PRID_IMP_MASK | PRID_REV_MASK)) { in loongson3_cpucfg_synthesize_data()
Denv.c198 if ((read_c0_prid() & PRID_IMP_MASK) == PRID_IMP_LOONGSON_64C) { in prom_lefi_init_env()
224 } else if ((read_c0_prid() & PRID_IMP_MASK) == PRID_IMP_LOONGSON_64G) { in prom_lefi_init_env()
Dinit.c140 if ((read_c0_prid() & PRID_IMP_MASK) == PRID_IMP_LOONGSON_64R) in prom_init()
Dsmp.c793 prid_imp = read_c0_prid() & PRID_IMP_MASK; in play_dead()
/arch/mips/netlogic/common/
Dreset.S95 andi t0, t0, PRID_IMP_MASK
174 andi t0, PRID_IMP_MASK
/arch/mips/sni/
Dsetup.c177 switch (read_c0_prid() & PRID_IMP_MASK) { in plat_mem_setup()
/arch/mips/mti-malta/
Dmalta-time.c223 unsigned int prid = read_c0_prid() & (PRID_COMP_MASK | PRID_IMP_MASK); in plat_time_init()
/arch/mips/bcm63xx/
Dcpu.c305 if ((read_c0_prid() & PRID_IMP_MASK) != PRID_IMP_BMIPS3300_ALT) in bcm63xx_cpu_init()
/arch/mips/mm/
Dc-r4k.c1054 unsigned int imp = c->processor_id & PRID_IMP_MASK; in alias_74k_erratum()
1302 if ((c->processor_id & (PRID_IMP_MASK | PRID_REV_MASK)) >= in probe_pcache()
1304 (c->processor_id & PRID_IMP_MASK) == PRID_IMP_LOONGSON_64R) in probe_pcache()
1385 if ((prid & PRID_IMP_MASK) == PRID_IMP_R4000 && in probe_pcache()
1628 if ((c->processor_id & PRID_IMP_MASK) == PRID_IMP_LOONGSON_64R) in loongson3_sc_init()
/arch/mips/netlogic/xlr/
Dfmn-config.c194 processor_id = read_c0_prid() & PRID_IMP_MASK; in xlr_board_info_setup()
/arch/mips/include/asm/
Dcpu.h60 #define PRID_IMP_MASK 0xff00 macro