Home
last modified time | relevance | path

Searched refs:bypass (Results 1 – 25 of 41) sorted by relevance

12

/arch/arm/mach-omap2/
Dsram.h13 extern u32 omap2_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass);
26 int bypass);
39 int bypass);
Dclkt2xxx_dpllcore.c113 u32 bypass = 0; in omap2_reprogram_dpllcore() local
161 bypass = 1; in omap2_reprogram_dpllcore()
168 bypass); in omap2_reprogram_dpllcore()
Dsram.c159 static u32 (*_omap2_set_prcm)(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass);
161 u32 omap2_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass) in omap2_set_prcm() argument
164 return _omap2_set_prcm(dpll_ctrl_val, sdrc_rfr_val, bypass); in omap2_set_prcm()
Dclkt2xxx_virt_prcm_set.c98 u32 cur_rate, done_rate, bypass = 0; in omap2_select_table_rate() local
133 bypass = 1; in omap2_select_table_rate()
151 bypass); in omap2_select_table_rate()
/arch/mips/cavium-octeon/executive/
Dcvmx-helper-jtag.c66 jtgc.s.bypass = 0x3; in cvmx_helper_qlm_jtag_init()
68 jtgc.s.bypass = 0xf; in cvmx_helper_qlm_jtag_init()
/arch/mips/include/asm/octeon/
Dcvmx-asxx-defs.h200 uint64_t bypass:1; member
202 uint64_t bypass:1;
469 uint64_t bypass:1; member
475 uint64_t bypass:1;
493 uint64_t bypass:1; member
503 uint64_t bypass:1;
Dcvmx-ciu-defs.h121 __BITFIELD_FIELD(uint64_t bypass:4,
/arch/arm/boot/dts/
Ddra72-evm-tps65917.dtsi86 regulator-allow-bypass;
93 regulator-allow-bypass;
Dimx6ul-ccimx6ulsom.dtsi264 regulator-allow-bypass;
269 regulator-allow-bypass;
Dat91-wb50n.dtsi46 atmel,osc-bypass;
Dqcom-pm8941.dtsi71 boost_bypass_n_pin: boost-bypass {
Ddra76-evm.dts273 regulator-allow-bypass;
281 regulator-allow-bypass;
Dam3517.dtsi127 * "OCP bypass mode", or maybe there is OCP_SYSCONFIG that is
Domap34xx.dtsi152 * "OCP bypass mode", or maybe there is OCP_SYSCONFIG that is
Dimx27-phytec-phycore-rdk.dts316 nxp,no-comparator-bypass;
Domap34xx-omap36xx-clocks.dtsi170 ti,low-power-bypass;
Dat91-sama5d27_wlsom1.dtsi200 atmel,osc-bypass;
/arch/arm/mach-omap1/
Dsram.S36 strh r0, [r2] @ set dpll into bypass mode
/arch/powerpc/boot/
D4xx.c443 goto bypass; in __ibm440eplike_fixup_clocks()
450 bypass: in __ibm440eplike_fixup_clocks()
771 goto bypass; in ibm405ex_fixup_clocks()
776 bypass: in ibm405ex_fixup_clocks()
/arch/arm64/boot/dts/qcom/
Dmsm8992-bullhead-rev-101.dts308 pmi8994_bby: boost-bypass {};
Dmsm8992-xiaomi-libra.dts406 pmi8994_bby: boost-bypass {
Dsm8150-mtp.dts236 regulator-allow-bypass;
Dsm8150-hdk.dts245 regulator-allow-bypass;
/arch/sh/kernel/cpu/sh3/
Dentry.S480 * that isn't a valid hard IRQ, therefore we bypass the do_IRQ()
/arch/arm/mach-tegra/
Dsleep-tegra30.S429 bic r1, r1, #(1<<31) @ disable PllP bypass
707 orrne r0, r0, #(1 << 31) @ enable PllP bypass on fast cluster

12