Searched refs:configured (Results 1 – 25 of 88) sorted by relevance
1234
/arch/arm/mach-spear/ |
D | Kconfig | 34 Supports ST SPEAr1310 machine configured via the device-tree 41 Supports ST SPEAr1340 machine configured via the device-tree 60 Supports ST SPEAr300 machine configured via the device-tree 66 Supports ST SPEAr310 machine configured via the device-tree 72 Supports ST SPEAr320 machine configured via the device-tree 88 Supports ST SPEAr600 boards configured via the device-tree
|
/arch/nios2/platform/ |
D | Kconfig.platform | 66 Set to true if you configured the Nios II to include the MUL 72 Set to true if you configured the Nios II to include the MULX 78 Set to true if you configured the Nios II to include the DIV 85 Set to true if you configured the Nios II R2 to include 93 Set to true if you configured the Nios II R2 to include 113 Number of the instruction as configured in QSYS Builder. 123 perfectly fine, even if the Nios II is configured with smaller caches.
|
/arch/mips/sgi-ip27/ |
D | Kconfig | 10 The nodes of Origin, Onyx, Fuel and Tezro systems can be configured 18 The nodes of Origin, Onyx, Fuel and Tezro systems can be configured
|
/arch/arm/include/debug/ |
D | omap2plus.S | 37 cmp \rp, #0 @ is port configured? 39 bne 100f @ already configured
|
/arch/s390/include/asm/ |
D | sclp.h | 27 u8 configured[SCLP_CHP_INFO_MASK_SIZE]; member 61 unsigned int configured; member
|
/arch/s390/kernel/ |
D | smp.c | 755 info->core[info->configured].core_id = in smp_get_core_info() 757 info->configured++; in smp_get_core_info() 759 info->combined = info->configured; in smp_get_core_info() 766 bool configured, bool early) in smp_add_core() argument 782 if (configured) in smp_add_core() 802 bool configured; in __smp_rescan_cpus() local 816 for (i = 0; i < info->configured; i++) { in __smp_rescan_cpus() 825 configured = i < info->configured; in __smp_rescan_cpus() 826 nr += smp_add_core(&info->core[i], &avail, configured, early); in __smp_rescan_cpus() 869 if (cpu < info->configured) in smp_detect_cpus()
|
/arch/arm/boot/dts/ |
D | meson8b-odroidc1.dts | 98 * RICHTEK RT9179 configured for a fixed output voltage of 113 * Monolithic Power Systems MP2161 configured for a fixed 145 * Monolithic Power Systems MP2161 configured for a fixed 177 * Torex Semiconductor XC6215 configured for a fixed output of
|
D | armada-385.dtsi | 63 * configured in x4 by the bootloader, then 124 * configured as a x1 port
|
D | ste-href-ab8500.dtsi | 41 * are muxed in as GPIO, and configured as INPUT PULL DOWN 226 * Pins 26 and 35 muxed in as GPIO, and configured as OUTPUT LOW
|
D | mt8127.dtsi | 93 arm,cpu-registers-not-fw-configured;
|
D | kirkwood-nsa325.dts | 203 some of them should be configured as inputs.
|
D | kirkwood-nsa320.dts | 194 some of them should be configured as inputs.
|
/arch/arm64/boot/dts/amlogic/ |
D | meson-g12b-s922x-khadas-vim3.dts | 25 * If the MCU is configured to mux the PCIe/USB3.0 differential lines
|
D | meson-g12b-a311d-khadas-vim3.dts | 25 * If the MCU is configured to mux the PCIe/USB3.0 differential lines
|
D | meson-sm1-khadas-vim3l.dts | 93 * If the MCU is configured to mux the PCIe/USB3.0 differential lines
|
/arch/powerpc/platforms/52xx/ |
D | Kconfig | 17 - GPIO pins are configured by the firmware,
|
/arch/powerpc/mm/ |
D | hugetlbpage.c | 600 bool configured = false; in hugetlbpage_init() local 653 configured = true; in hugetlbpage_init() 656 if (configured) { in hugetlbpage_init()
|
/arch/powerpc/boot/dts/ |
D | media5200.dts | 29 timebase-frequency = <33000000>; // 33 MHz, these were configured by U-Boot
|
/arch/arc/kernel/ |
D | head.S | 25 ; Disable I-cache/D-cache if kernel so configured
|
/arch/sh/ |
D | Kconfig.cpu | 8 Some SuperH machines can be configured for either little or big
|
/arch/arc/boot/dts/ |
D | axc001.dtsi | 85 * GPIO INTC is configured in platform init code
|
D | axc003_idu.dtsi | 129 * GPIO INTC is configured in platform init code
|
D | axc003.dtsi | 121 * DT "invisible" DW APB GPIO block, configured to simply pass thru
|
/arch/arm/mach-ixp4xx/ |
D | Kconfig | 78 configured to use indirect registers to access the whole PCI
|
/arch/mips/sibyte/ |
D | Kconfig | 141 configured.
|
1234