Home
last modified time | relevance | path

Searched refs:linesz (Results 1 – 20 of 20) sorted by relevance

/arch/mips/mm/
Dc-octeon.c178 c->icache.linesz = 2 << ((config1 >> 19) & 7); in probe_octeon()
183 c->icache.sets * c->icache.ways * c->icache.linesz; in probe_octeon()
185 c->dcache.linesz = 128; in probe_octeon()
192 c->dcache.sets * c->dcache.ways * c->dcache.linesz; in probe_octeon()
198 c->icache.linesz = 2 << ((config1 >> 19) & 7); in probe_octeon()
202 icache_size = c->icache.sets * c->icache.ways * c->icache.linesz; in probe_octeon()
204 c->dcache.linesz = 128; in probe_octeon()
207 dcache_size = c->dcache.sets * c->dcache.ways * c->dcache.linesz; in probe_octeon()
212 c->icache.linesz = 128; in probe_octeon()
216 icache_size = c->icache.sets * c->icache.ways * c->icache.linesz; in probe_octeon()
[all …]
Dc-r4k.c902 unsigned int linesz = cpu_scache_line_size(); in prefetch_cache_inv() local
905 addr0 &= ~(linesz - 1); in prefetch_cache_inv()
906 addr1 = (addr0 + size - 1) & ~(linesz - 1); in prefetch_cache_inv()
914 addr0 += linesz; in prefetch_cache_inv()
920 addr1 -= linesz; in prefetch_cache_inv()
1120 c->icache.linesz = 16 << ((config & CONF_IB) >> 5); in probe_pcache()
1125 c->dcache.linesz = 16 << ((config & CONF_DB) >> 4); in probe_pcache()
1134 c->icache.linesz = 16 << ((config & CONF_IB) >> 5); in probe_pcache()
1139 c->dcache.linesz = 16 << ((config & CONF_DB) >> 4); in probe_pcache()
1148 c->icache.linesz = 16 << ((config & CONF_IB) >> 5); in probe_pcache()
[all …]
Dc-tx39.c299 current_cpu_data.icache.linesz = 16; in tx39_probe_cache()
304 current_cpu_data.dcache.linesz = 4; in tx39_probe_cache()
310 current_cpu_data.dcache.linesz = 16; in tx39_probe_cache()
317 current_cpu_data.dcache.linesz = 16; in tx39_probe_cache()
396 current_cpu_data.icache.waysize / current_cpu_data.icache.linesz; in tx39_cache_init()
398 current_cpu_data.dcache.waysize / current_cpu_data.dcache.linesz; in tx39_cache_init()
407 icache_size >> 10, current_cpu_data.icache.linesz); in tx39_cache_init()
409 dcache_size >> 10, current_cpu_data.dcache.linesz); in tx39_cache_init()
Dsc-mips.c143 c->scache.linesz = 2 << tmp; in mips_sc_is_activated()
166 c->scache.linesz = 2 << line_sz; in mips_sc_probe_cm3()
171 c->scache.waysize = c->scache.sets * c->scache.linesz; in mips_sc_probe_cm3()
174 if (c->scache.linesz) { in mips_sc_probe_cm3()
247 c->scache.waysize = c->scache.sets * c->scache.linesz; in mips_sc_probe()
Dsc-rm7k.c237 c->scache.linesz = sc_lsize; in rm7k_sc_init()
241 c->scache.sets = scache_size / (c->scache.linesz * c->scache.ways); in rm7k_sc_init()
267 c->tcache.linesz = tc_lsize; in rm7k_sc_init()
/arch/sh/kernel/cpu/
Dinit.c155 addr += current_cpu_data.dcache.linesz) in cache_init()
200 CSHAPE((desc).way_size * (desc).ways, ilog2((desc).linesz), (desc).ways)
307 current_cpu_data.icache.linesz; in cpu_init()
310 current_cpu_data.icache.linesz; in cpu_init()
314 current_cpu_data.dcache.linesz; in cpu_init()
317 current_cpu_data.dcache.linesz; in cpu_init()
Dproc.c70 cache_size = info.ways * info.sets * info.linesz; in show_cacheinfo()
/arch/sh/kernel/cpu/sh4/
Dprobe.c39 boot_cpu_data.icache.linesz = L1_CACHE_BYTES; in cpu_probe()
48 boot_cpu_data.dcache.linesz = L1_CACHE_BYTES; in cpu_probe()
245 boot_cpu_data.scache.linesz = L1_CACHE_BYTES; in cpu_probe()
249 boot_cpu_data.scache.linesz); in cpu_probe()
252 (boot_cpu_data.scache.linesz * in cpu_probe()
257 boot_cpu_data.scache.linesz); in cpu_probe()
/arch/sh/kernel/cpu/sh2/
Dprobe.c38 boot_cpu_data.dcache.linesz = L1_CACHE_BYTES; in cpu_probe()
59 boot_cpu_data.dcache.linesz = 32; in cpu_probe()
/arch/sh/include/asm/
Dcache.h23 unsigned int linesz; /* Cache line size (bytes) */ member
/arch/mips/kernel/
Dcacheinfo.c12 leaf->coherency_line_size = c->cache.linesz; \
15 leaf->size = c->cache.linesz * c->cache.sets * \
Dpm-cps.c221 uasm_i_addiu(pp, t0, t0, cache->linesz); in cps_gen_cache_routine()
223 uasm_i_cache(pp, op, i * cache->linesz, t0); in cps_gen_cache_routine()
229 uasm_i_addiu(pp, t0, t0, unroll_lines * cache->linesz); in cps_gen_cache_routine()
244 unsigned line_size = cpu_info->dcache.linesz; in cps_gen_flush_fsb()
Dtraps.c640 regs->regs[rt] = min(current_cpu_data.dcache.linesz, in simulate_rdhwr()
641 current_cpu_data.icache.linesz); in simulate_rdhwr()
/arch/sh/mm/
Dcache-sh7705.c46 addr += current_cpu_data.dcache.linesz) { in cache_wback_all()
114 addr += current_cpu_data.dcache.linesz) { in __flush_dcache_page()
Dcache-debugfs.c76 addr += cache->linesz, line++) { in cache_debugfs_show()
/arch/sh/kernel/cpu/sh2a/
Dprobe.c47 boot_cpu_data.dcache.linesz = L1_CACHE_BYTES; in cpu_probe()
/arch/mips/include/asm/
Dcpu-features.h508 #define cpu_dcache_line_size() cpu_data[0].dcache.linesz
511 #define cpu_icache_line_size() cpu_data[0].icache.linesz
514 #define cpu_scache_line_size() cpu_data[0].scache.linesz
517 #define cpu_tcache_line_size() cpu_data[0].tcache.linesz
Dcpu-info.h27 unsigned char linesz; /* Size of line in bytes */ member
/arch/sh/kernel/cpu/sh3/
Dprobe.c52 boot_cpu_data.dcache.linesz = L1_CACHE_BYTES; in cpu_probe()
/arch/mips/txx9/generic/
Dsetup.c155 unsigned int linesz = 32; in early_flush_dcache() local
160 for (addr = INDEX_BASE; addr < end; addr += linesz) { in early_flush_dcache()
204 unsigned int linesz = 16; in early_flush_dcache() local
209 for (addr = INDEX_BASE; addr < end; addr += linesz) { in early_flush_dcache()