Home
last modified time | relevance | path

Searched refs:vp_id (Results 1 – 10 of 10) sorted by relevance

/arch/powerpc/sysdev/xive/
Dnative.c129 int xive_native_configure_queue(u32 vp_id, struct xive_q *q, u8 prio, in xive_native_configure_queue() argument
150 rc = opal_xive_get_queue_info(vp_id, prio, NULL, NULL, in xive_native_configure_queue()
155 vp_err(vp_id, "Failed to get queue %d info : %lld\n", prio, rc); in xive_native_configure_queue()
172 rc = opal_xive_set_queue_info(vp_id, prio, qpage_phys, order, flags); in xive_native_configure_queue()
178 vp_err(vp_id, "Failed to set queue %d info: %lld\n", prio, rc); in xive_native_configure_queue()
193 static void __xive_native_disable_queue(u32 vp_id, struct xive_q *q, u8 prio) in __xive_native_disable_queue() argument
199 rc = opal_xive_set_queue_info(vp_id, prio, 0, 0, 0); in __xive_native_disable_queue()
205 vp_err(vp_id, "Failed to disable queue %d : %lld\n", prio, rc); in __xive_native_disable_queue()
208 void xive_native_disable_queue(u32 vp_id, struct xive_q *q, u8 prio) in xive_native_disable_queue() argument
210 __xive_native_disable_queue(vp_id, q, prio); in xive_native_disable_queue()
[all …]
/arch/powerpc/include/asm/
Dxive.h118 int xive_native_configure_queue(u32 vp_id, struct xive_q *q, u8 prio,
120 void xive_native_disable_queue(u32 vp_id, struct xive_q *q, u8 prio);
125 int xive_native_enable_vp(u32 vp_id, bool single_escalation);
126 int xive_native_disable_vp(u32 vp_id);
127 int xive_native_get_vp_info(u32 vp_id, u32 *out_cam_id, u32 *out_chip_id);
131 int xive_native_get_queue_info(u32 vp_id, uint32_t prio,
138 int xive_native_get_queue_state(u32 vp_id, uint32_t prio, u32 *qtoggle,
140 int xive_native_set_queue_state(u32 vp_id, uint32_t prio, u32 qtoggle,
142 int xive_native_get_vp_state(u32 vp_id, u64 *out_state);
/arch/arm/mach-omap2/
Dprm.h148 u32 (*vp_check_txdone)(u8 vp_id);
149 void (*vp_clear_txdone)(u8 vp_id);
176 u32 omap_prm_vp_check_txdone(u8 vp_id);
177 void omap_prm_vp_clear_txdone(u8 vp_id);
Dvp.h31 u32 (*check_txdone)(u8 vp_id);
32 void (*clear_txdone)(u8 vp_id);
Dprm3xxx.c97 static u32 omap3_prm_vp_check_txdone(u8 vp_id) in omap3_prm_vp_check_txdone() argument
99 struct omap3_vp *vp = &omap3_vp[vp_id]; in omap3_prm_vp_check_txdone()
107 static void omap3_prm_vp_clear_txdone(u8 vp_id) in omap3_prm_vp_clear_txdone() argument
109 struct omap3_vp *vp = &omap3_vp[vp_id]; in omap3_prm_vp_clear_txdone()
Dprm_common.c555 u32 omap_prm_vp_check_txdone(u8 vp_id) in omap_prm_vp_check_txdone() argument
563 return prm_ll_data->vp_check_txdone(vp_id); in omap_prm_vp_check_txdone()
572 void omap_prm_vp_clear_txdone(u8 vp_id) in omap_prm_vp_clear_txdone() argument
580 prm_ll_data->vp_clear_txdone(vp_id); in omap_prm_vp_clear_txdone()
Dprm44xx.c147 static u32 omap4_prm_vp_check_txdone(u8 vp_id) in omap4_prm_vp_check_txdone() argument
149 struct omap4_vp *vp = &omap4_vp[vp_id]; in omap4_prm_vp_check_txdone()
158 static void omap4_prm_vp_clear_txdone(u8 vp_id) in omap4_prm_vp_clear_txdone() argument
160 struct omap4_vp *vp = &omap4_vp[vp_id]; in omap4_prm_vp_clear_txdone()
/arch/powerpc/kvm/
Dbook3s_xive_native.c49 xive_native_disable_queue(xc->vp_id, q, prio); in kvmppc_xive_native_cleanup_queue()
56 static int kvmppc_xive_native_configure_queue(u32 vp_id, struct xive_q *q, in kvmppc_xive_native_configure_queue() argument
63 rc = xive_native_configure_queue(vp_id, q, prio, qpage, order, in kvmppc_xive_native_configure_queue()
106 xive_native_disable_vp(xc->vp_id); in kvmppc_xive_native_cleanup_vcpu()
130 u32 vp_id; in kvmppc_xive_native_connect_vcpu() local
145 rc = kvmppc_xive_compute_vp_id(xive, server_num, &vp_id); in kvmppc_xive_native_connect_vcpu()
160 xc->vp_id = vp_id; in kvmppc_xive_native_connect_vcpu()
164 rc = xive_native_get_vp_info(xc->vp_id, &xc->vp_cam, &xc->vp_chip_id); in kvmppc_xive_native_connect_vcpu()
180 rc = xive_native_enable_vp(xc->vp_id, kvmppc_xive_has_single_escalation(xive)); in kvmppc_xive_native_connect_vcpu()
612 rc = kvmppc_xive_native_configure_queue(xc->vp_id, q, priority, in kvmppc_xive_native_set_queue_config()
[all …]
Dbook3s_xive.h164 u32 vp_id; member
240 static inline bool kvmppc_xive_vp_in_use(struct kvm *kvm, u32 vp_id) in kvmppc_xive_vp_in_use() argument
246 if (vcpu->arch.xive_vcpu && vp_id == vcpu->arch.xive_vcpu->vp_id) in kvmppc_xive_vp_in_use()
Dbook3s_xive.c358 rc = xive_native_configure_queue(xc->vp_id, q, prio, qpage, in xive_provision_queue()
1232 xive_native_disable_vp(xc->vp_id); in kvmppc_xive_cleanup_vcpu()
1241 xive_native_disable_queue(xc->vp_id, q, i); in kvmppc_xive_cleanup_vcpu()
1272 u32 vp_id; in kvmppc_xive_compute_vp_id() local
1287 vp_id = kvmppc_xive_vp(xive, cpu); in kvmppc_xive_compute_vp_id()
1288 if (kvmppc_xive_vp_in_use(xive->kvm, vp_id)) { in kvmppc_xive_compute_vp_id()
1293 *vp = vp_id; in kvmppc_xive_compute_vp_id()
1304 u32 vp_id; in kvmppc_xive_connect_vcpu() local
1320 r = kvmppc_xive_compute_vp_id(xive, cpu, &vp_id); in kvmppc_xive_connect_vcpu()
1334 xc->vp_id = vp_id; in kvmppc_xive_connect_vcpu()
[all …]