Home
last modified time | relevance | path

Searched refs:AFMT_60958_2 (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_afmt.h41 SRI(AFMT_60958_2, AFMT, id), \
52 uint32_t AFMT_60958_2; member
Ddcn30_afmt.c73 REG_UPDATE_6(AFMT_60958_2, in afmt3_setup_hdmi_audio()
/drivers/gpu/drm/amd/display/dc/dce/
Ddce_stream_encoder.h66 SRI(AFMT_60958_2, DIG, id), \
190 SE_SF(AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_2, mask_sh),\
191 SE_SF(AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_3, mask_sh),\
192 SE_SF(AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_4, mask_sh),\
193 SE_SF(AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_5, mask_sh),\
194 SE_SF(AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_6, mask_sh),\
195 SE_SF(AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_7, mask_sh),\
656 uint32_t AFMT_60958_2; member
Ddce_stream_encoder.c1350 REG_UPDATE_6(AFMT_60958_2, in dce110_se_setup_hdmi_audio()
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_stream_encoder.h53 SRI(AFMT_60958_2, DIG, id), \
125 uint32_t AFMT_60958_2; member
Ddcn10_stream_encoder.c1295 REG_UPDATE_6(AFMT_60958_2, in enc1_se_setup_hdmi_audio()
/drivers/gpu/drm/amd/amdgpu/
Ddce_v6_0.c1543 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_2, 3); in dce_v6_0_audio_set_packet()
1544 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_3, 4); in dce_v6_0_audio_set_packet()
1545 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_4, 5); in dce_v6_0_audio_set_packet()
1546 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_5, 6); in dce_v6_0_audio_set_packet()
1547 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_6, 7); in dce_v6_0_audio_set_packet()
1548 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_7, 8); in dce_v6_0_audio_set_packet()
Ddce_v10_0.c1694 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_2, 3); in dce_v10_0_afmt_setmode()
1695 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_3, 4); in dce_v10_0_afmt_setmode()
1696 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_4, 5); in dce_v10_0_afmt_setmode()
1697 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_5, 6); in dce_v10_0_afmt_setmode()
1698 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_6, 7); in dce_v10_0_afmt_setmode()
1699 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_7, 8); in dce_v10_0_afmt_setmode()
Ddce_v11_0.c1736 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_2, 3); in dce_v11_0_afmt_setmode()
1737 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_3, 4); in dce_v11_0_afmt_setmode()
1738 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_4, 5); in dce_v11_0_afmt_setmode()
1739 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_5, 6); in dce_v11_0_afmt_setmode()
1740 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_6, 7); in dce_v11_0_afmt_setmode()
1741 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_7, 8); in dce_v11_0_afmt_setmode()
/drivers/gpu/drm/radeon/
Devergreen_hdmi.c369 WREG32(AFMT_60958_2 + offset, in dce4_set_audio_packet()
Drv770d.h839 #define AFMT_60958_2 0x74f0 macro
Devergreend.h696 #define AFMT_60958_2 0x7120 macro