Home
last modified time | relevance | path

Searched refs:CURSOR_ENABLE (Results 1 – 21 of 21) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_ipp.h98 IPP_SF(CURSOR0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \
118 IPP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \
144 type CURSOR_ENABLE; \
Ddcn10_dpp.c412 CURSOR_ENABLE, 0); in dpp1_cnv_setup()
Ddcn10_hubp.h447 HUBP_SF(CURSOR0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \
641 type CURSOR_ENABLE; \
Ddcn10_hubp.c78 CURSOR_ENABLE, 0); in hubp1_disconnect()
1245 CURSOR_ENABLE, cur_en); in hubp1_cursor_set_position()
Ddcn10_dpp.h439 TF_SF(CURSOR0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \
1075 type CURSOR_ENABLE; \
/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_hubp.h64 HUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \
/drivers/gpu/drm/i915/display/
Dintel_cursor.c196 return CURSOR_ENABLE | in i845_cursor_ctl()
320 ret = intel_de_read(dev_priv, CURCNTR(PIPE_A)) & CURSOR_ENABLE; in i845_cursor_get_hw_state()
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_dpp.c245 CURSOR_ENABLE, 0); in dpp2_cnv_setup()
Ddcn20_hubp.h89 HUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \
Ddcn20_dpp.h554 TF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \
Ddcn20_hubp.c1029 CURSOR_ENABLE, cur_en); in hubp2_cursor_set_position()
/drivers/video/fbdev/intelfb/
Dintelfbhw.h332 #define CURSOR_ENABLE (1 << 31) macro
Dintelfbhw.c1857 CURSOR_ENABLE | CURSOR_STRIDE_MASK); in intelfbhw_cursor_init()
1887 tmp &= ~CURSOR_ENABLE; in intelfbhw_cursor_hide()
1916 tmp |= CURSOR_ENABLE; in intelfbhw_cursor_show()
/drivers/gpu/drm/amd/display/dc/dcn31/
Ddcn31_hubp.h197 HUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \
/drivers/gpu/drm/tegra/
Ddc.h309 #define CURSOR_ENABLE (1 << 16) macro
Ddc.c951 value |= CURSOR_ENABLE; in tegra_cursor_atomic_update()
1008 value &= ~CURSOR_ENABLE; in tegra_cursor_atomic_disable()
/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_hubp.h212 HUBP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \
Ddcn30_dpp.h314 TF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \
Ddcn30_dpp.c341 CURSOR_ENABLE, 0); in dpp3_cnv_setup()
/drivers/gpu/drm/amd/include/
Dnavi10_enum.h2266 typedef enum CURSOR_ENABLE { enum
2269 } CURSOR_ENABLE; typedef
/drivers/gpu/drm/i915/
Di915_reg.h6660 #define CURSOR_ENABLE 0x80000000 macro