Home
last modified time | relevance | path

Searched refs:DCCG_AUDIO_DTO0_PHASE (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dce/
Ddce_audio.h38 SR(DCCG_AUDIO_DTO0_PHASE),\
55 SF(DCCG_AUDIO_DTO0_PHASE, DCCG_AUDIO_DTO0_PHASE, mask_sh),\
72 SF(DCCG_AUDIO_DTO0_PHASE, DCCG_AUDIO_DTO0_PHASE, mask_sh),\
92 uint32_t DCCG_AUDIO_DTO0_PHASE; member
110 uint8_t DCCG_AUDIO_DTO0_PHASE; member
129 uint32_t DCCG_AUDIO_DTO0_PHASE; member
Ddce_audio.c829 REG_UPDATE(DCCG_AUDIO_DTO0_PHASE, in dce_aud_wall_dto_setup()
830 DCCG_AUDIO_DTO0_PHASE, clock_info.audio_dto_phase); in dce_aud_wall_dto_setup()
921 REG_UPDATE(DCCG_AUDIO_DTO0_PHASE, in dce60_aud_wall_dto_setup()
922 DCCG_AUDIO_DTO0_PHASE, clock_info.audio_dto_phase); in dce60_aud_wall_dto_setup()
/drivers/gpu/drm/radeon/
Ddce3_1_afmt.c157 WREG32(DCCG_AUDIO_DTO0_PHASE, dto_phase); in dce3_2_audio_set_dto()
Ddce6_afmt.c284 WREG32(DCCG_AUDIO_DTO0_PHASE, 24000); in dce6_hdmi_audio_set_dto()
Dr600_hdmi.c331 WREG32(DCCG_AUDIO_DTO0_PHASE, 24000 * 100); in r600_hdmi_audio_set_dto()
Devergreen_hdmi.c267 WREG32(DCCG_AUDIO_DTO0_PHASE, dto_phase); in dce4_hdmi_audio_set_dto()
Dsid.h913 #define DCCG_AUDIO_DTO0_PHASE 0x05b0 macro
Devergreend.h500 #define DCCG_AUDIO_DTO0_PHASE 0x05b0 macro
Dr600d.h953 #define DCCG_AUDIO_DTO0_PHASE 0x0514 macro
/drivers/gpu/drm/amd/amdgpu/
Dsid.h916 #define DCCG_AUDIO_DTO0_PHASE 0x05b0 macro