Home
last modified time | relevance | path

Searched refs:HDMI_ACR_44_0 (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dce/
Ddce_stream_encoder.h79 SRI(HDMI_ACR_44_0, DIG, id),\
183 SE_SF(HDMI_ACR_44_0, HDMI_ACR_CTS_44, mask_sh),\
682 uint32_t HDMI_ACR_44_0; member
Ddce_stream_encoder.c1323 REG_UPDATE(HDMI_ACR_44_0, HDMI_ACR_CTS_44, audio_clock_info.cts_44khz); in dce110_se_setup_hdmi_audio()
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_stream_encoder.h70 SRI(HDMI_ACR_44_0, DIG, id),\
159 uint32_t HDMI_ACR_44_0; member
Ddcn10_stream_encoder.c1265 REG_UPDATE(HDMI_ACR_44_0, HDMI_ACR_CTS_44, audio_clock_info.cts_44khz); in enc1_se_setup_hdmi_audio()
/drivers/gpu/drm/radeon/
Devergreen_hdmi.c91 WREG32(HDMI_ACR_44_0 + offset, HDMI_ACR_CTS_44(acr->cts_44_1khz)); in evergreen_hdmi_update_acr()
Drv770d.h791 #define HDMI_ACR_44_0 0x74b4 macro
Devergreend.h645 #define HDMI_ACR_44_0 0x70e4 macro
/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dio_stream_encoder.h72 SRI(HDMI_ACR_44_0, DIG, id),\
Ddcn30_dio_stream_encoder.c752 REG_UPDATE(HDMI_ACR_44_0, HDMI_ACR_CTS_44, audio_clock_info.cts_44khz); in enc3_se_setup_hdmi_audio()
/drivers/gpu/drm/amd/amdgpu/
Ddce_v6_0.c1431 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_0, HDMI_ACR_CTS_44, acr.cts_44_1khz); in dce_v6_0_audio_set_acr()
Ddce_v10_0.c1501 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_0, HDMI_ACR_CTS_44, acr.cts_44_1khz); in dce_v10_0_afmt_update_ACR()
Ddce_v11_0.c1543 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_0, HDMI_ACR_CTS_44, acr.cts_44_1khz); in dce_v11_0_afmt_update_ACR()