Home
last modified time | relevance | path

Searched refs:PHYASYMCLK_CLOCK_CNTL (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dccg.h34 SR(PHYASYMCLK_CLOCK_CNTL),\
45 SR(PHYASYMCLK_CLOCK_CNTL),\
53 DCCG_SF(PHYASYMCLK_CLOCK_CNTL, PHYASYMCLK_FORCE_EN, mask_sh),\
54 DCCG_SF(PHYASYMCLK_CLOCK_CNTL, PHYASYMCLK_FORCE_SRC_SEL, mask_sh),\
62 DCCG_SF(PHYASYMCLK_CLOCK_CNTL, PHYASYMCLK_FORCE_EN, mask_sh),\
63 DCCG_SF(PHYASYMCLK_CLOCK_CNTL, PHYASYMCLK_FORCE_SRC_SEL, mask_sh),\
/drivers/gpu/drm/amd/display/dc/dcn31/
Ddcn31_dccg.h41 SR(PHYASYMCLK_CLOCK_CNTL),\
78 DCCG_SF(PHYASYMCLK_CLOCK_CNTL, PHYASYMCLK_FORCE_EN, mask_sh),\
79 DCCG_SF(PHYASYMCLK_CLOCK_CNTL, PHYASYMCLK_FORCE_SRC_SEL, mask_sh),\
Ddcn31_dccg.c57 REG_UPDATE_2(PHYASYMCLK_CLOCK_CNTL, in dccg31_set_physymclk()
61 REG_UPDATE_2(PHYASYMCLK_CLOCK_CNTL, in dccg31_set_physymclk()
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_dccg.h193 uint32_t PHYASYMCLK_CLOCK_CNTL; member