Home
last modified time | relevance | path

Searched refs:PRIV_STATE (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/amdkfd/
Dcik_regs.h64 #define PRIV_STATE (1 << 30) macro
Dkfd_mqd_manager_cik.c328 PRIV_STATE | in update_mqd_hiq()
/drivers/gpu/drm/amd/amdgpu/
Dmes_v10_1.c671 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, PRIV_STATE, 1); in mes_v10_1_mqd_init()
Dgfx_v10_0.c6633 tmp = REG_SET_FIELD(tmp, CP_GFX_MQD_CONTROL, PRIV_STATE, 1); in gfx_v10_0_gfx_mqd_init()
6948 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, PRIV_STATE, 1); in gfx_v10_0_compute_mqd_init()
Dgfx_v8_0.c4515 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, PRIV_STATE, 1); in gfx_v8_0_mqd_init()
Dgfx_v9_0.c3560 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, PRIV_STATE, 1); in gfx_v9_0_mqd_init()
/drivers/gpu/drm/radeon/
Dcikd.h1528 #define PRIV_STATE (1 << 30) macro
Dcik.c4672 PRIV_STATE | KMD_QUEUE; /* assuming kernel queue control */ in cik_cp_compute_resume()