Searched refs:PUSH_ASSERT (Results 1 – 6 of 6) sorted by relevance
/drivers/gpu/drm/nouveau/include/nvif/ |
D | push006c.h | 51 PUSH_ASSERT(!((s) & ~DRF_MASK(NV06C_METHOD_SUBCHANNEL)), "subc"); \ 52 PUSH_ASSERT(!((m) & ~DRF_SMASK(NV06C_METHOD_ADDRESS)), "mthd"); \ 53 PUSH_ASSERT(!((c) & ~DRF_MASK(NV06C_METHOD_COUNT)), "count"); \ 68 PUSH_ASSERT(!((o) & ~0x1fffffffcULL), "offset"); \
|
D | push507c.h | 8 PUSH_ASSERT(!((m) & ~DRF_SMASK(NV507C_DMA_METHOD_OFFSET)), "mthd"); \ 9 PUSH_ASSERT(!((c) & ~DRF_MASK(NV507C_DMA_METHOD_COUNT)), "size"); \ 20 PUSH_ASSERT(!((o) & ~DRF_SMASK(NV507C_DMA_JUMP_OFFSET)), "offset"); \
|
D | push.h | 75 #define PUSH_ASSERT(a,b) do { \ macro 85 PUSH_ASSERT(_p->cur < _p->seg, "segment overrun"); \ 86 PUSH_ASSERT(_p->cur < _p->end, "pushbuf overrun"); \ 119 PUSH_ASSERT(_p->cur + _s <= _p->seg, "segment overrun"); \ 120 PUSH_ASSERT(_p->cur + _s <= _p->end, "pushbuf overrun"); \ 131 PUSH_ASSERT((mB) - (mA) == (1?PUSH_##o##_INC), "mthd1"); \ 136 PUSH_ASSERT((mB) - (mA) == (0?PUSH_##o##_INC), "mthd2"); \ 141 PUSH_ASSERT((mB) - (mA) == (0?PUSH_##o##_INC), "mthd3"); \ 146 PUSH_ASSERT((mB) - (mA) == (0?PUSH_##o##_INC), "mthd4"); \ 151 PUSH_ASSERT((mB) - (mA) == (0?PUSH_##o##_INC), "mthd5"); \ [all …]
|
D | push906f.h | 23 PUSH_ASSERT(!((s) & ~DRF_MASK(NV906F_DMA_METHOD_SUBCHANNEL)), "subc"); \ 24 PUSH_ASSERT(!((m) & ~(DRF_MASK(NV906F_DMA_METHOD_ADDRESS) << 2)), "mthd"); \ 25 PUSH_ASSERT(!((c) & ~DRF_MASK(NV906F_DMA_METHOD_COUNT)), "count/immd"); \
|
D | pushc37b.h | 8 PUSH_ASSERT(!((m) & ~DRF_SMASK(NVC37B_DMA_METHOD_OFFSET)), "mthd"); \ 9 PUSH_ASSERT(!((c) & ~DRF_MASK(NVC37B_DMA_METHOD_COUNT)), "size"); \
|
D | push206e.h | 8 PUSH_ASSERT(!((o) & ~0xffffffffcULL), "offset"); \
|