Home
last modified time | relevance | path

Searched refs:SOFT_RESET_RLC (Results 1 – 15 of 15) sorted by relevance

/drivers/gpu/drm/radeon/
Dnid.h83 #define SOFT_RESET_RLC (1 << 13) macro
Dsid.h985 #define SOFT_RESET_RLC (1 << 2) macro
Dcikd.h1077 #define SOFT_RESET_RLC (1 << 2) /* RLC */ macro
Dsi.c3932 grbm_soft_reset |= SOFT_RESET_RLC; in si_gpu_soft_reset()
5810 tmp |= SOFT_RESET_RLC; in si_rlc_reset()
5813 tmp &= ~SOFT_RESET_RLC; in si_rlc_reset()
Devergreend.h1190 #define SOFT_RESET_RLC (1 << 13) macro
Dni.c1887 srbm_soft_reset |= SOFT_RESET_RLC; in cayman_gpu_soft_reset()
Dr600d.h704 # define SOFT_RESET_RLC (1 << 13) macro
Dr600.c3536 WREG32(SRBM_SOFT_RESET, SOFT_RESET_RLC); in r600_rlc_stop()
Devergreen.c3954 srbm_soft_reset |= SOFT_RESET_RLC; in evergreen_gpu_soft_reset()
Dcik.c4989 grbm_soft_reset |= SOFT_RESET_RLC; in cik_gpu_soft_reset()
/drivers/gpu/drm/amd/amdgpu/
Dsid.h983 #define SOFT_RESET_RLC (1 << 2) macro
Dgfx_v6_0.c2497 WREG32_FIELD(GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v6_0_rlc_reset()
2499 WREG32_FIELD(GRBM_SOFT_RESET, SOFT_RESET_RLC, 0); in gfx_v6_0_rlc_reset()
Dgfx_v8_0.c4102 WREG32_FIELD(GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v8_0_rlc_reset()
4105 WREG32_FIELD(GRBM_SOFT_RESET, SOFT_RESET_RLC, 0); in gfx_v8_0_rlc_reset()
4997 GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v8_0_check_soft_reset()
Dgfx_v9_0.c3082 WREG32_FIELD15(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v9_0_rlc_reset()
3084 WREG32_FIELD15(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 0); in gfx_v9_0_rlc_reset()
4132 GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v9_0_soft_reset()
Dgfx_v10_0.c5355 WREG32_FIELD15(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v10_0_rlc_reset()
5357 WREG32_FIELD15(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 0); in gfx_v10_0_rlc_reset()
7685 SOFT_RESET_RLC, in gfx_v10_0_soft_reset()
7692 SOFT_RESET_RLC, in gfx_v10_0_soft_reset()