Home
last modified time | relevance | path

Searched refs:TB_CFG_PORT (Results 1 – 11 of 11) sorted by relevance

/drivers/thunderbolt/
Dusb4.c203 if (tb_port_read(port, &val, TB_CFG_PORT, in usb4_switch_check_wakes()
225 if (tb_port_read(port, &val, TB_CFG_PORT, in link_is_usb4()
375 ret = tb_port_read(up, &val, TB_CFG_PORT, up->cap_usb4 + PORT_CS_18, 1); in usb4_switch_lane_bonding_possible()
409 ret = tb_port_read(port, &val, TB_CFG_PORT, in usb4_switch_set_wake()
429 ret = tb_port_write(port, &val, TB_CFG_PORT, in usb4_switch_set_wake()
1063 ret = tb_port_read(port, &val, TB_CFG_PORT, ADP_CS_4, 1); in usb4_port_unlock()
1068 return tb_port_write(port, &val, TB_CFG_PORT, ADP_CS_4, 1); in usb4_port_unlock()
1083 ret = tb_port_read(port, &val, TB_CFG_PORT, ADP_CS_5, 1); in usb4_port_hotplug_enable()
1088 return tb_port_write(port, &val, TB_CFG_PORT, ADP_CS_5, 1); in usb4_port_hotplug_enable()
1099 ret = tb_port_read(port, &val, TB_CFG_PORT, in usb4_port_set_configured()
[all …]
Dcap.c58 tb_port_read(port, &dummy, TB_CFG_PORT, 0, 1); in tb_port_dummy_read()
80 ret = tb_port_read(port, &header, TB_CFG_PORT, offset, 1); in tb_port_next_cap()
99 ret = tb_port_read(port, &header, TB_CFG_PORT, offset, 1); in __tb_port_find_cap()
Dswitch.c529 res = tb_port_read(port, &phy, TB_CFG_PORT, port->cap_phy, 2); in tb_port_state()
635 TB_CFG_PORT, ADP_CS_4, 1); in tb_port_add_nfc_credits()
678 ret = tb_port_read(port, &phy, TB_CFG_PORT, in __tb_port_enable()
688 return tb_port_write(port, &phy, TB_CFG_PORT, in __tb_port_enable()
733 res = tb_port_read(port, &port->config, TB_CFG_PORT, 0, 8); in tb_init_port()
935 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_get_link_speed()
960 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_get_link_width()
977 ret = tb_port_read(port, &phy, TB_CFG_PORT, in tb_port_is_width_supported()
996 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_set_link_width()
1017 return tb_port_write(port, &val, TB_CFG_PORT, in tb_port_set_link_width()
[all …]
Ddebugfs.c149 ret = tb_port_write(port, &val, TB_CFG_PORT, offset, 1); in regs_write()
264 ret = tb_port_read(port, &data, TB_CFG_PORT, cap + offset + i, 1); in cap_show_by_dw()
288 ret = tb_port_read(port, data, TB_CFG_PORT, cap + offset, in cap_show()
316 ret = tb_port_read(port, &header, TB_CFG_PORT, cap, 1); in port_cap_show()
352 ret = tb_port_read(port, (u32 *)&header + 1, TB_CFG_PORT, in port_cap_show()
396 ret = tb_port_read(port, data, TB_CFG_PORT, 0, ARRAY_SIZE(data)); in port_basic_regs_show()
Dtmu.c90 ret = tb_port_read(port, &data, TB_CFG_PORT, port->cap_tmu + offset, 1); in tb_port_tmu_write()
97 return tb_port_write(port, &data, TB_CFG_PORT, in tb_port_tmu_write()
123 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_tmu_is_unidirectional()
Dtunnel.c349 ret = tb_port_read(out, &val, TB_CFG_PORT, in tb_dp_cm_handshake()
356 ret = tb_port_write(out, &val, TB_CFG_PORT, in tb_dp_cm_handshake()
362 ret = tb_port_read(out, &val, TB_CFG_PORT, in tb_dp_cm_handshake()
524 ret = tb_port_read(in, &in_dp_cap, TB_CFG_PORT, in tb_dp_xchg_caps()
529 ret = tb_port_read(out, &out_dp_cap, TB_CFG_PORT, in tb_dp_xchg_caps()
535 ret = tb_port_write(out, &in_dp_cap, TB_CFG_PORT, in tb_dp_xchg_caps()
583 return tb_port_write(in, &out_dp_cap, TB_CFG_PORT, in tb_dp_xchg_caps()
640 ret = tb_port_read(in, &val, TB_CFG_PORT, in tb_dp_consumed_bandwidth()
660 ret = tb_port_read(in, &val, TB_CFG_PORT, in tb_dp_consumed_bandwidth()
Ddma_port.c96 .space = TB_CFG_PORT, in dma_port_read()
137 .space = TB_CFG_PORT, in dma_port_write()
Dicm.c1861 ret = pcie2cio_read(icm, TB_CFG_PORT, port0, PHY_PORT_CS1, &val0); in icm_reset_phy_port()
1864 ret = pcie2cio_read(icm, TB_CFG_PORT, port1, PHY_PORT_CS1, &val1); in icm_reset_phy_port()
1878 ret = pcie2cio_write(icm, TB_CFG_PORT, port0, PHY_PORT_CS1, val0); in icm_reset_phy_port()
1883 ret = pcie2cio_write(icm, TB_CFG_PORT, port1, PHY_PORT_CS1, val1); in icm_reset_phy_port()
1890 ret = pcie2cio_read(icm, TB_CFG_PORT, port0, PHY_PORT_CS1, &val0); in icm_reset_phy_port()
1893 ret = pcie2cio_read(icm, TB_CFG_PORT, port1, PHY_PORT_CS1, &val1); in icm_reset_phy_port()
1898 ret = pcie2cio_write(icm, TB_CFG_PORT, port0, PHY_PORT_CS1, val0); in icm_reset_phy_port()
1903 return pcie2cio_write(icm, TB_CFG_PORT, port1, PHY_PORT_CS1, val1); in icm_reset_phy_port()
Dtb_msgs.h17 TB_CFG_PORT = 1, enumerator
Deeprom.c381 res = tb_port_read(port, &type, TB_CFG_PORT, 2, 1); in tb_drom_parse_entry_port()
Dctl.c995 if (space == TB_CFG_PORT && in tb_cfg_get_error()