Home
last modified time | relevance | path

Searched refs:UVD0_BASE (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Dcyan_skillfish_reg_init.c42 adev->reg_offset[VCN_HWIP][i] = (uint32_t *)(&(UVD0_BASE.instance[i])); in cyan_skillfish_reg_base_init()
Dnavi12_reg_init.c41 adev->reg_offset[VCN_HWIP][i] = (uint32_t *)(&(UVD0_BASE.instance[i])); in navi12_reg_base_init()
Dnavi14_reg_init.c41 adev->reg_offset[VCN_HWIP][i] = (uint32_t *)(&(UVD0_BASE.instance[i])); in navi14_reg_base_init()
/drivers/gpu/drm/amd/include/
Dcyan_skillfish_ip_offset.h129 static const struct IP_BASE UVD0_BASE ={ { { { 0x00007800, 0x00007E00, 0, 0, 0 } }, variable
Dnavi12_ip_offset.h186 static const struct IP_BASE UVD0_BASE ={ { { { 0x00007800, 0x00007E00, 0x02403000, 0, 0 } }, variable
Dnavi14_ip_offset.h186 static const struct IP_BASE UVD0_BASE ={ { { { 0x00007800, 0x00007E00, 0x02403000, 0, 0 } }, variable
Drenoir_ip_offset.h226 static const struct IP_BASE UVD0_BASE ={ { { { 0x00007800, 0x00007E00, 0x02403000, 0, 0 } }, variable