Searched refs:VM_L2_CNTL2 (Results 1 – 18 of 18) sorted by relevance
| /drivers/gpu/drm/amd/amdgpu/ |
| D | gfxhub_v1_0.c | 189 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gfxhub_v1_0_init_cache_regs()
190 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in gfxhub_v1_0_init_cache_regs()
|
| D | mmhub_v1_0.c | 175 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v1_0_init_cache_regs()
176 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in mmhub_v1_0_init_cache_regs()
|
| D | gmc_v7_0.c | 648 tmp = REG_SET_FIELD(0, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gmc_v7_0_gart_enable()
649 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in gmc_v7_0_gart_enable()
|
| D | mmhub_v1_7.c | 195 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v1_7_init_cache_regs()
196 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in mmhub_v1_7_init_cache_regs()
|
| D | gmc_v8_0.c | 872 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gmc_v8_0_gart_enable()
873 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in gmc_v8_0_gart_enable()
|
| D | sid.h | 379 #define VM_L2_CNTL2 0x501 macro
|
| /drivers/gpu/drm/radeon/ |
| D | rv770.c | 920 WREG32(VM_L2_CNTL2, 0); in rv770_pcie_gart_enable()
966 WREG32(VM_L2_CNTL2, 0); in rv770_pcie_gart_disable()
997 WREG32(VM_L2_CNTL2, 0); in rv770_agp_enable()
|
| D | rv770d.h | 647 #define VM_L2_CNTL2 0x1404 macro
|
| D | ni.c | 1287 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); in cayman_pcie_gart_enable()
1366 WREG32(VM_L2_CNTL2, 0); in cayman_pcie_gart_disable()
|
| D | nid.h | 117 #define VM_L2_CNTL2 0x1404 macro
|
| D | sid.h | 378 #define VM_L2_CNTL2 0x1404 macro
|
| D | cikd.h | 496 #define VM_L2_CNTL2 0x1404 macro
|
| D | evergreen.c | 2414 WREG32(VM_L2_CNTL2, 0); in evergreen_pcie_gart_enable()
2467 WREG32(VM_L2_CNTL2, 0); in evergreen_pcie_gart_disable()
2497 WREG32(VM_L2_CNTL2, 0); in evergreen_agp_enable()
|
| D | evergreend.h | 1155 #define VM_L2_CNTL2 0x1404 macro
|
| D | r600d.h | 592 #define VM_L2_CNTL2 0x1404 macro
|
| D | r600.c | 1145 WREG32(VM_L2_CNTL2, 0); in r600_pcie_gart_enable()
1237 WREG32(VM_L2_CNTL2, 0); in r600_agp_enable()
|
| D | si.c | 4310 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); in si_pcie_gart_enable()
4396 WREG32(VM_L2_CNTL2, 0); in si_pcie_gart_disable()
|
| D | cik.c | 5445 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); in cik_pcie_gart_enable()
5562 WREG32(VM_L2_CNTL2, 0); in cik_pcie_gart_disable()
|