| /drivers/crypto/qat/qat_common/ |
| D | qat_hal.c | 36 #define AE(handle, ae) ((handle)->hal_handle->aes[ae]) argument
70 unsigned char ae, unsigned int ctx_mask) in qat_hal_set_live_ctx() argument
72 AE(handle, ae).live_ctx_mask = ctx_mask; in qat_hal_set_live_ctx()
77 unsigned char ae, unsigned int csr) in qat_hal_rd_ae_csr() argument
83 value = GET_AE_CSR(handle, ae, csr); in qat_hal_rd_ae_csr()
84 if (!(GET_AE_CSR(handle, ae, LOCAL_CSR_STATUS) & LCS_STATUS)) in qat_hal_rd_ae_csr()
93 unsigned char ae, unsigned int csr, in qat_hal_wr_ae_csr() argument
99 SET_AE_CSR(handle, ae, csr, value); in qat_hal_wr_ae_csr()
100 if (!(GET_AE_CSR(handle, ae, LOCAL_CSR_STATUS) & LCS_STATUS)) in qat_hal_wr_ae_csr()
109 unsigned char ae, unsigned char ctx, in qat_hal_get_wakeup_event() argument
[all …]
|
| D | icp_qat_hal.h | 129 #define AE_CSR(handle, ae) \ argument
130 ((char __iomem *)(handle)->hal_cap_ae_local_csr_addr_v + ((ae) << 12))
131 #define AE_CSR_ADDR(handle, ae, csr) (AE_CSR(handle, ae) + (0x3ff & (csr))) argument
132 #define SET_AE_CSR(handle, ae, csr, val) \ argument
133 ADF_CSR_WR(AE_CSR_ADDR(handle, ae, csr), 0, val)
134 #define GET_AE_CSR(handle, ae, csr) ADF_CSR_RD(AE_CSR_ADDR(handle, ae, csr), 0) argument
135 #define AE_XFER(handle, ae) \ argument
136 ((char __iomem *)(handle)->hal_cap_ae_xfer_csr_addr_v + ((ae) << 12))
137 #define AE_XFER_ADDR(handle, ae, reg) (AE_XFER(handle, ae) + \ argument
139 #define SET_AE_XFER(handle, ae, reg, val) \ argument
[all …]
|
| D | qat_uclo.c | 20 unsigned int ae, unsigned int image_num) in qat_uclo_init_ae_data() argument
27 ae_data = &obj_handle->ae_data[ae]; in qat_uclo_init_ae_data()
141 unsigned char ae, unsigned int addr, in qat_uclo_wr_umem_by_words() argument
152 qat_hal_wr_umem(handle, ae, addr++, 1, &outval); in qat_uclo_wr_umem_by_words()
159 unsigned char ae, in qat_uclo_batch_wr_umem() argument
171 ae = umem_init->ae; in qat_uclo_batch_wr_umem()
175 qat_uclo_wr_umem_by_words(handle, ae, addr, value, size); in qat_uclo_batch_wr_umem()
200 unsigned long ae = 0; in qat_uclo_parse_num() local
210 if ((kstrtoul(buf, 10, &ae))) in qat_uclo_parse_num()
213 *num = (unsigned int)ae; in qat_uclo_parse_num()
[all …]
|
| D | adf_common_drv.h | 132 void qat_hal_stop(struct icp_qat_fw_loader_handle *handle, unsigned char ae,
137 unsigned char ae, unsigned int ctx_mask);
139 unsigned int ae);
141 unsigned char ae, enum icp_qat_uof_regtype lm_type,
144 unsigned char ae, unsigned char mode);
146 unsigned char ae, unsigned char mode);
148 unsigned char ae, unsigned int ctx_mask, unsigned int upc);
150 unsigned char ae, unsigned int uaddr,
152 void qat_hal_wr_umem(struct icp_qat_fw_loader_handle *handle, unsigned char ae,
157 unsigned char ae,
[all …]
|
| D | adf_accel_engine.c | 141 u32 ae_ctr, ae, max_aes = GET_MAX_ACCELENGINES(accel_dev); in adf_ae_stop() local
146 for (ae = 0, ae_ctr = 0; ae < max_aes; ae++) { in adf_ae_stop()
147 if (hw_data->ae_mask & (1 << ae)) { in adf_ae_stop()
148 qat_hal_stop(loader_data->fw_loader, ae, 0xFF); in adf_ae_stop()
158 static int adf_ae_reset(struct adf_accel_dev *accel_dev, int ae) in adf_ae_reset() argument
|
| D | adf_admin.c | 109 static int adf_put_admin_msg_sync(struct adf_accel_dev *accel_dev, u32 ae, in adf_put_admin_msg_sync() argument
115 int offset = ae * ADF_ADMINMSG_LEN * 2; in adf_put_admin_msg_sync()
117 int mb_offset = ae * ADF_ADMIN_MAILBOX_STRIDE; in adf_put_admin_msg_sync()
138 request->cmd_id, ae); in adf_put_admin_msg_sync()
156 u32 ae; in adf_send_admin() local
158 for_each_set_bit(ae, &ae_mask, ICP_QAT_HW_AE_DELIMITER) in adf_send_admin()
159 if (adf_put_admin_msg_sync(accel_dev, ae, req, resp) || in adf_send_admin()
|
| D | icp_qat_uclo.h | 395 unsigned int ae; member
|
| /drivers/scsi/lpfc/ |
| D | lpfc_ct.c | 2447 struct lpfc_fdmi_attr_entry *ae; in lpfc_fdmi_hba_attr_wwnn() local
2450 ae = &ad->AttrValue; in lpfc_fdmi_hba_attr_wwnn()
2451 memset(ae, 0, sizeof(*ae)); in lpfc_fdmi_hba_attr_wwnn()
2453 memcpy(&ae->un.AttrWWN, &vport->fc_sparam.nodeName, in lpfc_fdmi_hba_attr_wwnn()
2464 struct lpfc_fdmi_attr_entry *ae; in lpfc_fdmi_hba_attr_manufacturer() local
2467 ae = &ad->AttrValue; in lpfc_fdmi_hba_attr_manufacturer()
2468 memset(ae, 0, sizeof(*ae)); in lpfc_fdmi_hba_attr_manufacturer()
2473 strncpy(ae->un.AttrString, in lpfc_fdmi_hba_attr_manufacturer()
2475 sizeof(ae->un.AttrString)); in lpfc_fdmi_hba_attr_manufacturer()
2476 len = strnlen(ae->un.AttrString, in lpfc_fdmi_hba_attr_manufacturer()
[all …]
|
| /drivers/scsi/esas2r/ |
| D | esas2r_int.c | 703 static void esas2r_lun_event(struct esas2r_adapter *a, union atto_vda_ae *ae, in esas2r_lun_event() argument
713 esas2r_trace("ae->lu.dwevent: %x", ae->lu.dwevent); in esas2r_lun_event()
714 esas2r_trace("ae->lu.bystate: %x", ae->lu.bystate); in esas2r_lun_event()
720 if (ae->lu.dwevent & VDAAE_LU_LOST) { in esas2r_lun_event()
723 switch (ae->lu.bystate) { in esas2r_lun_event()
739 memcpy(&t->lu_event, &ae->lu, cplen); in esas2r_lun_event()
751 union atto_vda_ae *ae = in esas2r_ae_complete() local
771 last = ae; in esas2r_ae_complete()
774 while (ae < last) { in esas2r_ae_complete()
777 esas2r_trace("ae: %p", ae); in esas2r_ae_complete()
[all …]
|
| D | esas2r_main.c | 1448 void esas2r_nuxi_ae_data(union atto_vda_ae *ae) in esas2r_nuxi_ae_data() argument
1450 struct atto_vda_ae_raid *r = &ae->raid; in esas2r_nuxi_ae_data()
1451 struct atto_vda_ae_lu *l = &ae->lu; in esas2r_nuxi_ae_data()
1453 switch (ae->hdr.bytype) { in esas2r_nuxi_ae_data()
1706 struct esas2r_vda_ae *ae = (struct esas2r_vda_ae *)fw_event->data; in esas2r_send_ae_event() local
1709 switch (ae->vda_ae.hdr.bytype) { in esas2r_send_ae_event()
1778 esas2r_log_hexdump(ESAS2R_LOG_WARN, &ae->vda_ae, in esas2r_send_ae_event()
1779 ae->vda_ae.hdr.bylength); in esas2r_send_ae_event()
1838 struct esas2r_vda_ae *ae = in esas2r_queue_fw_event() local
1841 ae->signature = ESAS2R_VDA_EVENT_SIG; in esas2r_queue_fw_event()
[all …]
|
| /drivers/staging/media/atomisp/pci/isp/kernels/s3a/s3a_1.0/ |
| D | ia_css_s3a.host.c | 106 ia_css_ae_encode(&to->ae, from, sizeof(to->ae)); in ia_css_s3a_encode()
141 const struct sh_css_isp_ae_params *ae, in ia_css_ae_dump() argument
144 if (!ae) return; in ia_css_ae_dump()
146 "ae_y_coef_r", ae->y_coef_r); in ia_css_ae_dump()
148 "ae_y_coef_g", ae->y_coef_g); in ia_css_ae_dump()
150 "ae_y_coef_b", ae->y_coef_b); in ia_css_ae_dump()
207 ia_css_ae_dump(&s3a->ae, level); in ia_css_s3a_dump()
|
| D | ia_css_s3a_param.h | 45 struct sh_css_isp_ae_params ae; member
|
| D | ia_css_s3a.host.h | 38 const struct sh_css_isp_ae_params *ae,
|
| /drivers/staging/media/ipu3/ |
| D | ipu3-css-params.c | 2448 acc->ae.grid_cfg = acc_user->ae.grid_cfg; in imgu_css_cfg_acc()
2449 acc->ae.ae_ccm = acc_user->ae.ae_ccm; in imgu_css_cfg_acc()
2451 acc->ae.weights[i] = acc_user->ae.weights[i]; in imgu_css_cfg_acc()
2454 acc->ae.grid_cfg = acc_old->ae.grid_cfg; in imgu_css_cfg_acc()
2455 acc->ae.ae_ccm = acc_old->ae.ae_ccm; in imgu_css_cfg_acc()
2457 acc->ae.weights[i] = acc_old->ae.weights[i]; in imgu_css_cfg_acc()
2463 acc->ae.grid_cfg = imgu_css_ae_grid_defaults; in imgu_css_cfg_acc()
2464 acc->ae.ae_ccm = imgu_css_ae_ccm_defaults; in imgu_css_cfg_acc()
2466 acc->ae.weights[i] = weight_def; in imgu_css_cfg_acc()
2469 b_w_log2 = acc->ae.grid_cfg.block_width_log2; in imgu_css_cfg_acc()
[all …]
|
| /drivers/crypto/cavium/cpt/ |
| D | cpt_hw_types.h | 195 u64 ae:8; member
201 u64 ae:8;
|
| /drivers/net/wireless/broadcom/brcm80211/brcmsmac/ |
| D | dma.c | 728 u32 ae; in dma64_dd_upd() local
730 ae = (pa & PCI32ADDR_HIGH) >> PCI32ADDR_HIGH_SHIFT; in dma64_dd_upd()
733 ctrl2 |= (ae << D64_CTRL2_AE_SHIFT) & D64_CTRL2_AE; in dma64_dd_upd()
798 u32 ae; in _dma_ddtable_init() local
801 ae = (pa & PCI32ADDR_HIGH) >> PCI32ADDR_HIGH_SHIFT; in _dma_ddtable_init()
810 D64_XC_AE, (ae << D64_XC_AE_SHIFT)); in _dma_ddtable_init()
817 D64_RC_AE, (ae << D64_RC_AE_SHIFT)); in _dma_ddtable_init()
|
| /drivers/crypto/marvell/octeontx/ |
| D | otx_cpt_hw_types.h | 333 u64 ae:8; member
339 u64 ae:8;
|
| D | otx_cptpf_main.c | 48 cpt->eng_grps.avail.max_ae_cnt = pf_cnsts.s.ae; in otx_cpt_find_max_enabled_cores()
|
| /drivers/power/supply/ |
| D | bq27xxx_battery.c | 1626 int ae; local
1628 ae = bq27xxx_read(di, BQ27XXX_REG_AE, false);
1629 if (ae < 0) {
1631 return ae;
1635 ae *= BQ27XXX_POWER_CONSTANT / BQ27XXX_RS;
1637 ae *= 1000;
1639 return ae;
|
| /drivers/media/platform/rockchip/rkisp1/ |
| D | rkisp1-stats.c | 206 pbuf->params.ae.exp_mean[i] = in rkisp1_stats_get_aec_meas()
249 bls_val = &pbuf->params.ae.bls_val; in rkisp1_stats_get_bls_meas()
|
| /drivers/scsi/csiostor/ |
| D | csio_lnode.c | 244 struct fc_fdmi_attr_entry *ae = (struct fc_fdmi_attr_entry *)*ptr; in csio_append_attrib() local
251 ae->type = htons(type); in csio_append_attrib()
254 ae->len = htons(len); in csio_append_attrib()
255 memcpy(ae->value, val, val_len); in csio_append_attrib()
257 memset(ae->value + val_len, 0, len - val_len); in csio_append_attrib()
|
| /drivers/crypto/marvell/octeontx2/ |
| D | otx2_cpt_hw_types.h | 301 u64 ae:16; member
|
| /drivers/s390/char/ |
| D | defkeymap.map | 33 keycode 28 = nul ae
|
| /drivers/tty/vt/ |
| D | cp437.uni | 102 0x52 U+0052 U+00ae
|
| /drivers/net/ethernet/marvell/octeontx2/af/ |
| D | rvu_cpt.c | 338 cpt_get_eng_sts(e_min, e_max, rsp, ae); in get_eng_sts()
|