Home
last modified time | relevance | path

Searched refs:block_info (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/arm/display/komeda/d71/
Dd71_component.c94 seq_printf(sf, "BLOCK_INFO:\t\t0x%X\n", hdr.block_info); in dump_block_header()
414 get_resources_id(blk->block_info, &pipe_id, &layer_id); in d71_layer_init()
417 BLOCK_INFO_INPUT_ID(blk->block_info), in d71_layer_init()
532 get_resources_id(blk->block_info, &pipe_id, &layer_id); in d71_wb_layer_init()
535 layer_id, BLOCK_INFO_INPUT_ID(blk->block_info), in d71_wb_layer_init()
673 get_resources_id(blk->block_info, &pipe_id, &comp_id); in d71_compiz_init()
677 BLOCK_INFO_INPUT_ID(blk->block_info), in d71_compiz_init()
842 get_resources_id(blk->block_info, &pipe_id, &comp_id); in d71_scaler_init()
845 comp_id, BLOCK_INFO_INPUT_ID(blk->block_info), in d71_scaler_init()
849 pipe_id, BLOCK_INFO_BLK_ID(blk->block_info)); in d71_scaler_init()
[all …]
Dd71_regs.h530 u32 block_info; member
538 return BLOCK_INFO_BLK_TYPE(blk->block_info); in get_block_type()
Dd71_dev.c325 blk->block_info = malidp_read32(reg, BLK_BLOCK_INFO); in d71_read_block_header()
326 if (BLOCK_INFO_BLK_TYPE(blk->block_info) == D71_BLK_TYPE_RESERVED) in d71_read_block_header()
448 if (BLOCK_INFO_BLK_TYPE(blk.block_info) != D71_BLK_TYPE_RESERVED) { in d71_enum_resources()
/drivers/gpu/drm/amd/amdgpu/
Dgfx_v9_4.c979 struct ta_ras_trigger_error_input block_info = { 0 }; in gfx_v9_4_ras_error_inject() local
984 block_info.block_id = amdgpu_ras_block_to_ta(info->head.block); in gfx_v9_4_ras_error_inject()
985 block_info.sub_block_index = info->head.sub_block_index; in gfx_v9_4_ras_error_inject()
986 block_info.inject_error_type = amdgpu_ras_error_to_ta(info->head.type); in gfx_v9_4_ras_error_inject()
987 block_info.address = info->address; in gfx_v9_4_ras_error_inject()
988 block_info.value = info->value; in gfx_v9_4_ras_error_inject()
991 ret = psp_ras_trigger_error(&adev->psp, &block_info); in gfx_v9_4_ras_error_inject()
Damdgpu_ras.c970 struct ta_ras_trigger_error_input *block_info) in amdgpu_ras_error_inject_xgmi() argument
980 ret = psp_ras_trigger_error(&adev->psp, block_info); in amdgpu_ras_error_inject_xgmi()
999 struct ta_ras_trigger_error_input block_info = { in amdgpu_ras_error_inject() local
1013 block_info.address = in amdgpu_ras_error_inject()
1015 block_info.address); in amdgpu_ras_error_inject()
1030 ret = psp_ras_trigger_error(&adev->psp, &block_info); in amdgpu_ras_error_inject()
1033 ret = amdgpu_ras_error_inject_xgmi(adev, &block_info); in amdgpu_ras_error_inject()
Dgfx_v9_4_2.c1702 struct ta_ras_trigger_error_input block_info = { 0 }; in gfx_v9_4_2_ras_error_inject() local
1707 block_info.block_id = amdgpu_ras_block_to_ta(info->head.block); in gfx_v9_4_2_ras_error_inject()
1708 block_info.sub_block_index = info->head.sub_block_index; in gfx_v9_4_2_ras_error_inject()
1709 block_info.inject_error_type = amdgpu_ras_error_to_ta(info->head.type); in gfx_v9_4_2_ras_error_inject()
1710 block_info.address = info->address; in gfx_v9_4_2_ras_error_inject()
1711 block_info.value = info->value; in gfx_v9_4_2_ras_error_inject()
1714 ret = psp_ras_trigger_error(&adev->psp, &block_info); in gfx_v9_4_2_ras_error_inject()
Dgfx_v9_0.c6444 struct ta_ras_trigger_error_input block_info = { 0 }; in gfx_v9_0_ras_error_inject() local
6471 block_info.block_id = amdgpu_ras_block_to_ta(info->head.block); in gfx_v9_0_ras_error_inject()
6472 block_info.sub_block_index = in gfx_v9_0_ras_error_inject()
6474 block_info.inject_error_type = amdgpu_ras_error_to_ta(info->head.type); in gfx_v9_0_ras_error_inject()
6475 block_info.address = info->address; in gfx_v9_0_ras_error_inject()
6476 block_info.value = info->value; in gfx_v9_0_ras_error_inject()
6479 ret = psp_ras_trigger_error(&adev->psp, &block_info); in gfx_v9_0_ras_error_inject()
/drivers/scsi/qla2xxx/
Dqla_def.h5128 uint32_t block_info; member
5135 uint32_t block_info; member