Home
last modified time | relevance | path

Searched refs:bw_limit (Results 1 – 6 of 6) sorted by relevance

/drivers/net/ethernet/hisilicon/hns3/hns3pf/
Dhclge_tm.c682 vport->bw_limit = hdev->tm_info.pg_info[0].bw_limit; in hclge_tm_vport_tc_info_update()
723 hdev->tm_info.tc_info[i].bw_limit = in hclge_tm_tc_info_init()
724 hdev->tm_info.pg_info[0].bw_limit; in hclge_tm_tc_info_init()
747 hdev->tm_info.pg_info[i].bw_limit = in hclge_tm_pg_info_init()
844 u32 rate = hdev->tm_info.pg_info[i].bw_limit; in hclge_tm_pg_shaper_cfg()
973 u32 rate = hdev->tm_info.tc_info[i].bw_limit; in hclge_tm_pri_tc_base_shaper_cfg()
1009 ret = hclge_shaper_para_calc(vport->bw_limit, HCLGE_SHAPER_LVL_VF, in hclge_tm_pri_vnet_base_shaper_pri_cfg()
1020 vport->bw_limit); in hclge_tm_pri_vnet_base_shaper_pri_cfg()
1030 vport->bw_limit); in hclge_tm_pri_vnet_base_shaper_pri_cfg()
1047 ret = hclge_shaper_para_calc(hdev->tm_info.tc_info[i].bw_limit, in hclge_tm_pri_vnet_base_shaper_qs_cfg()
Dhclge_main.h366 u32 bw_limit; member
374 u32 bw_limit; member
1030 u32 bw_limit; /* VSI BW Limit (0 = disabled) */ member
/drivers/net/ethernet/intel/i40e/
Di40e.h815 u16 bw_limit; member
906 u16 bw_limit; /* VSI BW Limit (0 = disabled) */ member
Di40e_debugfs.c479 vsi->bw_limit, vsi->bw_max_quanta); in i40e_dbg_dump_vsi_seid()
Di40e_main.c5557 vsi->bw_limit = le16_to_cpu(bw_config.port_bw_limit); in i40e_vsi_get_bw_info()
14564 veb->bw_limit = le16_to_cpu(ets_data.port_bw_limit); in i40e_veb_get_bw_info()
/drivers/gpu/drm/amd/display/dc/calcs/
Ddcn_calcs.c779 float bw_limit; in dcn_validate_bandwidth() local
1319 bw_limit = dc->dcn_soc->percent_disp_bw_limit * v->fabric_and_dram_bandwidth_vmax0p9; in dcn_validate_bandwidth()
1320 bw_limit_pass = (v->total_data_read_bandwidth / 1000.0) < bw_limit; in dcn_validate_bandwidth()