Home
last modified time | relevance | path

Searched refs:dcfg (Results 1 – 19 of 19) sorted by relevance

/drivers/video/fbdev/geode/
Dvideo_cs5530.c98 u32 dcfg; in cs5530_configure_display() local
100 dcfg = readl(par->vid_regs + CS5530_DISPLAY_CONFIG); in cs5530_configure_display()
103 dcfg &= ~(CS5530_DCFG_CRT_SYNC_SKW_MASK | CS5530_DCFG_PWR_SEQ_DLY_MASK in cs5530_configure_display()
110 dcfg |= (CS5530_DCFG_CRT_SYNC_SKW_INIT | CS5530_DCFG_PWR_SEQ_DLY_INIT in cs5530_configure_display()
115 dcfg |= CS5530_DCFG_DAC_PWR_EN; in cs5530_configure_display()
116 dcfg |= CS5530_DCFG_HSYNC_EN | CS5530_DCFG_VSYNC_EN; in cs5530_configure_display()
120 dcfg |= CS5530_DCFG_FP_PWR_EN; in cs5530_configure_display()
121 dcfg |= CS5530_DCFG_FP_DATA_EN; in cs5530_configure_display()
126 dcfg |= CS5530_DCFG_CRT_HSYNC_POL; in cs5530_configure_display()
128 dcfg |= CS5530_DCFG_CRT_VSYNC_POL; in cs5530_configure_display()
[all …]
Dvideo_gx.c235 u32 dcfg, misc; in gx_configure_display() local
238 dcfg = read_vp(par, VP_DCFG); in gx_configure_display()
241 dcfg &= ~(VP_DCFG_VSYNC_EN | VP_DCFG_HSYNC_EN); in gx_configure_display()
242 write_vp(par, VP_DCFG, dcfg); in gx_configure_display()
245 dcfg &= ~(VP_DCFG_CRT_SYNC_SKW in gx_configure_display()
250 dcfg |= VP_DCFG_CRT_SYNC_SKW_DEFAULT; in gx_configure_display()
253 dcfg |= VP_DCFG_HSYNC_EN | VP_DCFG_VSYNC_EN; in gx_configure_display()
270 dcfg |= VP_DCFG_CRT_HSYNC_POL; in gx_configure_display()
272 dcfg |= VP_DCFG_CRT_VSYNC_POL; in gx_configure_display()
282 dcfg |= VP_DCFG_CRT_EN | VP_DCFG_DAC_BL_EN; in gx_configure_display()
[all …]
Ddisplay_gx.c60 u32 gcfg, dcfg; in gx_set_mode() local
68 dcfg = read_dc(par, DC_DISPLAY_CFG); in gx_set_mode()
71 dcfg &= ~DC_DISPLAY_CFG_TGEN; in gx_set_mode()
72 write_dc(par, DC_DISPLAY_CFG, dcfg); in gx_set_mode()
91 dcfg = 0; in gx_set_mode()
108 dcfg |= DC_DISPLAY_CFG_GDEN | DC_DISPLAY_CFG_VDEN | in gx_set_mode()
114 dcfg |= DC_DISPLAY_CFG_DISP_MODE_8BPP; in gx_set_mode()
117 dcfg |= DC_DISPLAY_CFG_DISP_MODE_16BPP; in gx_set_mode()
120 dcfg |= DC_DISPLAY_CFG_DISP_MODE_24BPP; in gx_set_mode()
121 dcfg |= DC_DISPLAY_CFG_PALB; in gx_set_mode()
[all …]
Dlxfb_ops.c348 unsigned int gcfg, dcfg; in lx_set_mode() local
437 dcfg = DC_DISPLAY_CFG_VDEN; /* Enable video data */ in lx_set_mode()
438 dcfg |= DC_DISPLAY_CFG_GDEN; /* Enable graphics */ in lx_set_mode()
439 dcfg |= DC_DISPLAY_CFG_TGEN; /* Turn on the timing generator */ in lx_set_mode()
440 dcfg |= DC_DISPLAY_CFG_TRUP; /* Update timings immediately */ in lx_set_mode()
441 dcfg |= DC_DISPLAY_CFG_PALB; /* Palette bypass in > 8 bpp modes */ in lx_set_mode()
442 dcfg |= DC_DISPLAY_CFG_VISL; in lx_set_mode()
443 dcfg |= DC_DISPLAY_CFG_DCEN; /* Always center the display */ in lx_set_mode()
449 dcfg |= DC_DISPLAY_CFG_DISP_MODE_8BPP; in lx_set_mode()
453 dcfg |= DC_DISPLAY_CFG_DISP_MODE_16BPP; in lx_set_mode()
[all …]
/drivers/mailbox/
Dimx-mailbox.c68 const struct imx_mu_dcfg *dcfg; member
129 val = imx_mu_read(priv, priv->dcfg->xCR[type]); in imx_mu_xcr_rmw()
132 imx_mu_write(priv, val, priv->dcfg->xCR[type]); in imx_mu_xcr_rmw()
146 imx_mu_write(priv, *arg, priv->dcfg->xTR + cp->idx * 4); in imx_mu_generic_tx()
147 imx_mu_xcr_rmw(priv, IMX_MU_TCR, IMX_MU_xCR_TIEn(priv->dcfg->type, cp->idx), 0); in imx_mu_generic_tx()
150 imx_mu_xcr_rmw(priv, IMX_MU_GCR, IMX_MU_xCR_GIRn(priv->dcfg->type, cp->idx), 0); in imx_mu_generic_tx()
166 dat = imx_mu_read(priv, priv->dcfg->xRR + (cp->idx) * 4); in imx_mu_generic_rx()
198 imx_mu_write(priv, *arg++, priv->dcfg->xTR + (i % 4) * 4); in imx_mu_scu_tx()
200 ret = readl_poll_timeout(priv->base + priv->dcfg->xSR[IMX_MU_TSR], in imx_mu_scu_tx()
202 xsr & IMX_MU_xSR_TEn(priv->dcfg->type, i % 4), in imx_mu_scu_tx()
[all …]
/drivers/nvmem/
Dsnvs_lpgpr.c35 const struct snvs_lpgpr_cfg *dcfg; member
56 const struct snvs_lpgpr_cfg *dcfg = priv->dcfg; in snvs_lpgpr_write() local
60 ret = regmap_read(priv->regmap, dcfg->offset_hplr, &lock_reg); in snvs_lpgpr_write()
67 ret = regmap_read(priv->regmap, dcfg->offset_lplr, &lock_reg); in snvs_lpgpr_write()
74 return regmap_bulk_write(priv->regmap, dcfg->offset + offset, val, in snvs_lpgpr_write()
82 const struct snvs_lpgpr_cfg *dcfg = priv->dcfg; in snvs_lpgpr_read() local
84 return regmap_bulk_read(priv->regmap, dcfg->offset + offset, in snvs_lpgpr_read()
96 const struct snvs_lpgpr_cfg *dcfg; in snvs_lpgpr_probe() local
105 dcfg = of_device_get_match_data(dev); in snvs_lpgpr_probe()
106 if (!dcfg) in snvs_lpgpr_probe()
[all …]
/drivers/remoteproc/
Dimx_rproc.c107 const struct imx_rproc_dcfg *dcfg; member
291 const struct imx_rproc_dcfg *dcfg = priv->dcfg; in imx_rproc_start() local
296 switch (dcfg->method) { in imx_rproc_start()
298 ret = regmap_update_bits(priv->regmap, dcfg->src_reg, dcfg->src_mask, in imx_rproc_start()
299 dcfg->src_start); in imx_rproc_start()
318 const struct imx_rproc_dcfg *dcfg = priv->dcfg; in imx_rproc_stop() local
323 switch (dcfg->method) { in imx_rproc_stop()
325 ret = regmap_update_bits(priv->regmap, dcfg->src_reg, dcfg->src_mask, in imx_rproc_stop()
326 dcfg->src_stop); in imx_rproc_stop()
347 const struct imx_rproc_dcfg *dcfg = priv->dcfg; in imx_rproc_da_to_sys() local
[all …]
/drivers/iio/adc/
Dti-tsc2046.c128 const struct tsc2046_adc_dcfg *dcfg; member
611 const struct tsc2046_adc_dcfg *dcfg; in tsc2046_adc_probe() local
624 dcfg = device_get_match_data(dev); in tsc2046_adc_probe()
625 if (!dcfg) in tsc2046_adc_probe()
640 priv->dcfg = dcfg; in tsc2046_adc_probe()
646 indio_dev->channels = dcfg->channels; in tsc2046_adc_probe()
647 indio_dev->num_channels = dcfg->num_channels; in tsc2046_adc_probe()
/drivers/net/ethernet/intel/ixgbe/
Dixgbe_dcb_nl.c26 struct ixgbe_dcb_config *dcfg = &adapter->dcb_cfg; in ixgbe_copy_dcb_cfg() local
46 dst = &dcfg->tc_config[i - DCB_PG_ATTR_TC_0]; in ixgbe_copy_dcb_cfg()
95 if (dcfg->bw_percentage[tx][j] != scfg->bw_percentage[tx][j]) { in ixgbe_copy_dcb_cfg()
96 dcfg->bw_percentage[tx][j] = scfg->bw_percentage[tx][j]; in ixgbe_copy_dcb_cfg()
99 if (dcfg->bw_percentage[rx][j] != scfg->bw_percentage[rx][j]) { in ixgbe_copy_dcb_cfg()
100 dcfg->bw_percentage[rx][j] = scfg->bw_percentage[rx][j]; in ixgbe_copy_dcb_cfg()
107 if (dcfg->tc_config[j].dcb_pfc != scfg->tc_config[j].dcb_pfc) { in ixgbe_copy_dcb_cfg()
108 dcfg->tc_config[j].dcb_pfc = scfg->tc_config[j].dcb_pfc; in ixgbe_copy_dcb_cfg()
113 if (dcfg->pfc_mode_enable != scfg->pfc_mode_enable) { in ixgbe_copy_dcb_cfg()
114 dcfg->pfc_mode_enable = scfg->pfc_mode_enable; in ixgbe_copy_dcb_cfg()
/drivers/media/pci/pt1/
Dpt1.c971 struct tc90522_config dcfg; in pt1_init_frontends() local
975 dcfg = pt1_configs[i].demod_cfg; in pt1_init_frontends()
976 dcfg.tuner_i2c = NULL; in pt1_init_frontends()
980 info->addr, &dcfg); in pt1_init_frontends()
991 tcfg.fe = dcfg.fe; in pt1_init_frontends()
993 info->type, dcfg.tuner_i2c, in pt1_init_frontends()
1000 tcfg.fe = dcfg.fe; in pt1_init_frontends()
1002 info->type, dcfg.tuner_i2c, in pt1_init_frontends()
1009 ret = pt1_init_frontend(pt1->adaps[i], dcfg.fe); in pt1_init_frontends()
/drivers/net/ethernet/atheros/
Dag71xx.c361 const struct ag71xx_dcfg *dcfg; member
404 return ag->dcfg->type == type; in ag71xx_is()
812 if (ag->dcfg->tx_hang_workaround && in ag71xx_tx_packets()
1594 skb->len & ag->dcfg->desc_pktlen_mask); in ag71xx_hard_start_xmit()
1679 pktlen_mask = ag->dcfg->desc_pktlen_mask; in ag71xx_rx_packets()
1869 const struct ag71xx_dcfg *dcfg; in ag71xx_probe() local
1886 dcfg = of_device_get_match_data(&pdev->dev); in ag71xx_probe()
1887 if (!dcfg) in ag71xx_probe()
1912 ag->dcfg = dcfg; in ag71xx_probe()
1914 memcpy(ag->fifodata, dcfg->fifodata, sizeof(ag->fifodata)); in ag71xx_probe()
[all …]
/drivers/usb/dwc2/
Dgadget.c1934 u32 dcfg; in dwc2_hsotg_process_control() local
1956 dcfg = dwc2_readl(hsotg, DCFG); in dwc2_hsotg_process_control()
1957 dcfg &= ~DCFG_DEVADDR_MASK; in dwc2_hsotg_process_control()
1958 dcfg |= (le16_to_cpu(ctrl->wValue) << in dwc2_hsotg_process_control()
1960 dwc2_writel(hsotg, dcfg, DCFG); in dwc2_hsotg_process_control()
3387 u32 dcfg = 0; in dwc2_hsotg_core_init_disconnected() local
3427 dcfg |= DCFG_EPMISCNT(1); in dwc2_hsotg_core_init_disconnected()
3431 dcfg |= DCFG_DEVSPD_LS; in dwc2_hsotg_core_init_disconnected()
3435 dcfg |= DCFG_DEVSPD_FS48; in dwc2_hsotg_core_init_disconnected()
3437 dcfg |= DCFG_DEVSPD_FS; in dwc2_hsotg_core_init_disconnected()
[all …]
Dcore.h739 u32 dcfg; member
Dcore.c225 dwc2_writel(hsotg, dr->dcfg, DCFG); in dwc2_restore_essential_regs()
/drivers/media/platform/atmel/
Datmel-isc.h257 u32 dcfg; member
Datmel-isc-base.c590 u32 pfe_cfg0, dcfg, mask, pipeline; in isc_configure() local
596 dcfg = isc->config.dcfg_imode | isc->dcfg; in isc_configure()
608 regmap_write(regmap, ISC_DCFG + isc->offsets.dma, dcfg); in isc_configure()
Datmel-sama7g5-isc.c448 isc->dcfg = ISC_DCFG_YMBSIZE_BEATS32 | ISC_DCFG_CMBSIZE_BEATS32; in microchip_xisc_probe()
Datmel-sama5d2-isc.c455 isc->dcfg = ISC_DCFG_YMBSIZE_BEATS8 | ISC_DCFG_CMBSIZE_BEATS8; in atmel_isc_probe()
/drivers/net/ethernet/cadence/
Dmacb_main.c3744 u32 dcfg; in macb_configure_caps() local
3752 dcfg = gem_readl(bp, DCFG1); in macb_configure_caps()
3753 if (GEM_BFEXT(IRQCOR, dcfg) == 0) in macb_configure_caps()
3755 if (GEM_BFEXT(NO_PCS, dcfg) == 0) in macb_configure_caps()
3757 dcfg = gem_readl(bp, DCFG12); in macb_configure_caps()
3758 if (GEM_BFEXT(HIGH_SPEED, dcfg) == 1) in macb_configure_caps()
3760 dcfg = gem_readl(bp, DCFG2); in macb_configure_caps()
3761 if ((dcfg & (GEM_BIT(RX_PKT_BUFF) | GEM_BIT(TX_PKT_BUFF))) == 0) in macb_configure_caps()