/drivers/video/fbdev/geode/ |
D | display_gx1.c | 80 u32 gcfg, tcfg, ocfg, dclk_div, val; in gx1_set_mode() local 108 dclk_div = DC_GCFG_DCLK_DIV_1; /* FIXME: may need to divide DCLK by 2 sometimes? */ in gx1_set_mode() 109 gcfg |= dclk_div; in gx1_set_mode() 122 gcfg = DC_GCFG_VRDY | dclk_div; in gx1_set_mode()
|
/drivers/clk/ |
D | clk-lmk04832.c | 1047 unsigned int dclk_div; in lmk04832_dclk_recalc_rate() local 1062 dclk_div = FIELD_GET(LMK04832_BIT_DCLK_DIV_MSB, msb) << 8 | lsb; in lmk04832_dclk_recalc_rate() 1063 rate = DIV_ROUND_CLOSEST(prate, dclk_div); in lmk04832_dclk_recalc_rate() 1074 unsigned int dclk_div; in lmk04832_dclk_round_rate() local 1076 dclk_div = DIV_ROUND_CLOSEST(*prate, rate); in lmk04832_dclk_round_rate() 1077 dclk_rate = DIV_ROUND_CLOSEST(*prate, dclk_div); in lmk04832_dclk_round_rate() 1079 if (dclk_div < 1 || dclk_div > 0x3ff) { in lmk04832_dclk_round_rate() 1095 unsigned int dclk_div; in lmk04832_dclk_set_rate() local 1098 dclk_div = DIV_ROUND_CLOSEST(prate, rate); in lmk04832_dclk_set_rate() 1100 if (dclk_div > 0x3ff) { in lmk04832_dclk_set_rate() [all …]
|
/drivers/gpu/drm/radeon/ |
D | radeon_uvd.c | 981 unsigned vclk_div, dclk_div, score; in radeon_uvd_calc_upll_dividers() local 998 dclk_div = radeon_uvd_calc_upll_post_div(vco_freq, dclk, in radeon_uvd_calc_upll_dividers() 1000 if (dclk_div > pd_max) in radeon_uvd_calc_upll_dividers() 1004 score = vclk - (vco_freq / vclk_div) + dclk - (vco_freq / dclk_div); in radeon_uvd_calc_upll_dividers() 1010 *optimal_dclk_div = dclk_div; in radeon_uvd_calc_upll_dividers()
|
D | rv770.c | 55 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in rv770_set_uvd_clocks() local 75 &fb_div, &vclk_div, &dclk_div); in rv770_set_uvd_clocks() 81 dclk_div -= 1; in rv770_set_uvd_clocks() 105 UPLL_SW_HILEN2(dclk_div >> 1) | in rv770_set_uvd_clocks() 106 UPLL_SW_LOLEN2((dclk_div >> 1) + (dclk_div & 1)), in rv770_set_uvd_clocks()
|
D | r600.c | 205 unsigned fb_div = 0, ref_div, vclk_div = 0, dclk_div = 0; in r600_set_uvd_clocks() local 234 &fb_div, &vclk_div, &dclk_div); in r600_set_uvd_clocks() 263 UPLL_SW_HILEN2(dclk_div >> 1) | in r600_set_uvd_clocks() 264 UPLL_SW_LOLEN2((dclk_div >> 1) + (dclk_div & 1)) | in r600_set_uvd_clocks()
|
D | evergreen.c | 1190 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in evergreen_set_uvd_clocks() local 1209 &fb_div, &vclk_div, &dclk_div); in evergreen_set_uvd_clocks() 1248 UPLL_PDIV_A(vclk_div) | UPLL_PDIV_B(dclk_div), in evergreen_set_uvd_clocks()
|
D | si.c | 6996 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in si_set_uvd_clocks() local 7014 &fb_div, &vclk_div, &dclk_div); in si_set_uvd_clocks() 7055 UPLL_PDIV_A(vclk_div) | UPLL_PDIV_B(dclk_div), in si_set_uvd_clocks()
|
/drivers/video/fbdev/ |
D | ssd1307fb.c | 69 u32 dclk_div; member 447 dclk = ((par->dclk_div - 1) & 0xf) | (par->dclk_frq & 0xf) << 4; in ssd1307fb_init() 715 if (device_property_read_u32(dev, "solomon,dclk-div", &par->dclk_div)) in ssd1307fb_probe() 716 par->dclk_div = par->device_info->default_dclk_div; in ssd1307fb_probe()
|
/drivers/gpu/drm/amd/amdgpu/ |
D | si.c | 1732 unsigned vclk_div, dclk_div, score; in si_calc_upll_dividers() local 1749 dclk_div = si_uvd_calc_upll_post_div(vco_freq, dclk, in si_calc_upll_dividers() 1751 if (dclk_div > pd_max) in si_calc_upll_dividers() 1755 score = vclk - (vco_freq / vclk_div) + dclk - (vco_freq / dclk_div); in si_calc_upll_dividers() 1761 *optimal_dclk_div = dclk_div; in si_calc_upll_dividers() 1777 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in si_set_uvd_clocks() local 1795 &fb_div, &vclk_div, &dclk_div); in si_set_uvd_clocks() 1838 UPLL_PDIV_A(vclk_div) | UPLL_PDIV_B(dclk_div), in si_set_uvd_clocks()
|