Home
last modified time | relevance | path

Searched refs:desc_base (Results 1 – 8 of 8) sorted by relevance

/drivers/net/ethernet/
Dlantiq_xrx200.c103 struct ltq_dma_desc *desc = &ch->dma.desc_base[ch->dma.desc]; in xrx200_flush_dma()
177 ch->dma.desc_base[ch->dma.desc].addr = mapping; in xrx200_alloc_skb()
181 ch->dma.desc_base[ch->dma.desc].ctl = in xrx200_alloc_skb()
191 struct ltq_dma_desc *desc = &ch->dma.desc_base[ch->dma.desc]; in xrx200_hw_receive()
225 struct ltq_dma_desc *desc = &ch->dma.desc_base[ch->dma.desc]; in xrx200_poll_rx()
255 struct ltq_dma_desc *desc = &ch->dma.desc_base[ch->tx_free]; in xrx200_tx_housekeeping()
264 memset(&ch->dma.desc_base[ch->tx_free], 0, in xrx200_tx_housekeeping()
294 struct ltq_dma_desc *desc = &ch->dma.desc_base[ch->dma.desc]; in xrx200_start_xmit()
Dlantiq_etop.c110 ch->dma.desc_base[ch->dma.desc].addr = dma_map_single(&priv->pdev->dev, in ltq_etop_alloc_skb()
113 ch->dma.desc_base[ch->dma.desc].addr = in ltq_etop_alloc_skb()
115 ch->dma.desc_base[ch->dma.desc].ctl = in ltq_etop_alloc_skb()
126 struct ltq_dma_desc *desc = &ch->dma.desc_base[ch->dma.desc]; in ltq_etop_hw_receive()
154 struct ltq_dma_desc *desc = &ch->dma.desc_base[ch->dma.desc]; in ltq_etop_poll_rx()
179 while ((ch->dma.desc_base[ch->tx_free].ctl & in ltq_etop_poll_tx()
183 memset(&ch->dma.desc_base[ch->tx_free], 0, in ltq_etop_poll_tx()
461 struct ltq_dma_desc *desc = &ch->dma.desc_base[ch->dma.desc]; in ltq_etop_tx()
490 if (ch->dma.desc_base[ch->dma.desc].ctl & LTQ_DMA_OWN) in ltq_etop_tx()
/drivers/mmc/host/
Dcqhci-core.c38 return cq_host->desc_base + (tag * cq_host->slot_sz); in get_desc()
215 cq_host->desc_base = dmam_alloc_coherent(mmc_dev(cq_host->mmc), in cqhci_host_alloc_tdl()
219 if (!cq_host->desc_base) in cqhci_host_alloc_tdl()
228 cq_host->desc_base, in cqhci_host_alloc_tdl()
230 cq_host->desc_base = NULL; in cqhci_host_alloc_tdl()
236 mmc_hostname(cq_host->mmc), cq_host->desc_base, cq_host->trans_desc_base, in cqhci_host_alloc_tdl()
413 cq_host->desc_base, in cqhci_disable()
417 cq_host->desc_base = NULL; in cqhci_disable()
Dcqhci.h250 u8 *desc_base; member
/drivers/dma/lgm/
Dlgm-dma.c202 void *desc_base; /* Virtual address */ member
635 static void ldma_chan_desc_hw_cfg(struct ldma_chan *c, dma_addr_t desc_base, in ldma_chan_desc_hw_cfg() argument
643 writel(lower_32_bits(desc_base), d->base + DMA_CDBA); in ldma_chan_desc_hw_cfg()
647 u32 hi = upper_32_bits(desc_base) & HIGH_4_BITS; in ldma_chan_desc_hw_cfg()
659 ldma_chan_desc_cfg(struct dma_chan *chan, dma_addr_t desc_base, int desc_num) in ldma_chan_desc_cfg() argument
678 ldma_chan_desc_hw_cfg(c, desc_base, desc_num); in ldma_chan_desc_cfg()
682 c->desc_phys = desc_base; in ldma_chan_desc_cfg()
/drivers/atm/
Diphase.h676 ffreg_t desc_base; /* Base address of descriptor table */ member
730 rreg_t desc_base; /* Base address for description table */ member
/drivers/net/wireless/mediatek/mt76/
Ddma.c87 writel(q->desc_dma, &q->regs->desc_base); in mt76_dma_sync_idx()
Dmt76.h138 u32 desc_base; member