Home
last modified time | relevance | path

Searched refs:dgam_lut_mode (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_hw_sequencer_debug.c358 (s.dgam_lut_mode == 0) ? "Bypass" : in dcn10_get_cm_states()
359 ((s.dgam_lut_mode == 1) ? "sRGB" : in dcn10_get_cm_states()
360 ((s.dgam_lut_mode == 2) ? "Ycc" : in dcn10_get_cm_states()
361 ((s.dgam_lut_mode == 3) ? "RAM" : in dcn10_get_cm_states()
362 ((s.dgam_lut_mode == 4) ? "RAM" : in dcn10_get_cm_states()
Ddcn10_dpp.c106 CM_DGAM_LUT_MODE, &s->dgam_lut_mode); in dpp_read_state()
Ddcn10_hw_sequencer.c311 (s.dgam_lut_mode == 0) ? "Bypass" : in dcn10_log_hw_state()
312 ((s.dgam_lut_mode == 1) ? "sRGB" : in dcn10_log_hw_state()
313 ((s.dgam_lut_mode == 2) ? "Ycc" : in dcn10_log_hw_state()
314 ((s.dgam_lut_mode == 3) ? "RAM" : in dcn10_log_hw_state()
315 ((s.dgam_lut_mode == 4) ? "RAM" : in dcn10_log_hw_state()
/drivers/gpu/drm/amd/display/dc/inc/hw/
Ddpp.h111 uint32_t dgam_lut_mode; member
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_dpp.c59 CM_DGAM_LUT_MODE, &s->dgam_lut_mode); in dpp20_read_state()