Home
last modified time | relevance | path

Searched refs:dimm (Results 1 – 25 of 51) sorted by relevance

123

/drivers/edac/
Dghes_edac.c88 struct dimm_info *dimm; in find_dimm_by_handle() local
90 mci_for_each_dimm(mci, dimm) { in find_dimm_by_handle()
91 if (dimm->smbios_handle == handle) in find_dimm_by_handle()
92 return dimm; in find_dimm_by_handle()
98 static void dimm_setup_label(struct dimm_info *dimm, u16 handle) in dimm_setup_label() argument
108 snprintf(dimm->label, sizeof(dimm->label), "%s%s%s", in dimm_setup_label()
114 static void assign_dmi_dimm_info(struct dimm_info *dimm, struct memdev_dmi_entry *entry) in assign_dmi_dimm_info() argument
119 pr_info("Can't get DIMM%i size\n", dimm->idx); in assign_dmi_dimm_info()
120 dimm->nr_pages = MiB_TO_PAGES(32);/* Unknown */ in assign_dmi_dimm_info()
122 dimm->nr_pages = MiB_TO_PAGES(entry->extended_size); in assign_dmi_dimm_info()
[all …]
Dedac_mc_sysfs.c168 nr_pages += csrow->channels[i]->dimm->nr_pages; in csrow_size_show()
177 return sprintf(data, "%s\n", edac_mem_types[csrow->channels[0]->dimm->mtype]); in csrow_mem_type_show()
185 return sprintf(data, "%s\n", dev_types[csrow->channels[0]->dimm->dtype]); in csrow_dev_type_show()
194 return sprintf(data, "%s\n", edac_caps[csrow->channels[0]->dimm->edac_mode]); in csrow_edac_mode_show()
207 if (!rank->dimm->label[0]) in channel_dimm_label_show()
210 return snprintf(data, sizeof(rank->dimm->label) + 1, "%s\n", in channel_dimm_label_show()
211 rank->dimm->label); in channel_dimm_label_show()
229 if (copy_count == 0 || copy_count >= sizeof(rank->dimm->label)) in channel_dimm_label_store()
232 strncpy(rank->dimm->label, data, copy_count); in channel_dimm_label_store()
233 rank->dimm->label[copy_count] = '\0'; in channel_dimm_label_store()
[all …]
Dedac_mc.c61 unsigned int edac_dimm_info_location(struct dimm_info *dimm, char *buf, in edac_dimm_info_location() argument
64 struct mem_ctl_info *mci = dimm->mci; in edac_dimm_info_location()
71 dimm->location[i]); in edac_dimm_info_location()
89 edac_dbg(4, " channel->dimm = %p\n", chan->dimm); in edac_mc_dump_channel()
92 static void edac_mc_dump_dimm(struct dimm_info *dimm) in edac_mc_dump_dimm() argument
96 if (!dimm->nr_pages) in edac_mc_dump_dimm()
99 edac_dimm_info_location(dimm, location, sizeof(location)); in edac_mc_dump_dimm()
102 dimm->mci->csbased ? "rank" : "dimm", in edac_mc_dump_dimm()
103 dimm->idx, location, dimm->csrow, dimm->cschannel); in edac_mc_dump_dimm()
104 edac_dbg(4, " dimm = %p\n", dimm); in edac_mc_dump_dimm()
[all …]
Dpasemi_edac.c127 struct dimm_info *dimm; in pasemi_edac_init_csrows() local
133 dimm = csrow->channels[0]->dimm; in pasemi_edac_init_csrows()
145 dimm->nr_pages = 128 << (20 - PAGE_SHIFT); in pasemi_edac_init_csrows()
148 dimm->nr_pages = 256 << (20 - PAGE_SHIFT); in pasemi_edac_init_csrows()
152 dimm->nr_pages = 512 << (20 - PAGE_SHIFT); in pasemi_edac_init_csrows()
155 dimm->nr_pages = 1024 << (20 - PAGE_SHIFT); in pasemi_edac_init_csrows()
158 dimm->nr_pages = 2048 << (20 - PAGE_SHIFT); in pasemi_edac_init_csrows()
168 csrow->last_page = csrow->first_page + dimm->nr_pages - 1; in pasemi_edac_init_csrows()
169 last_page_in_mmc += dimm->nr_pages; in pasemi_edac_init_csrows()
171 dimm->grain = PASEMI_EDAC_ERROR_GRAIN; in pasemi_edac_init_csrows()
[all …]
Di82860_edac.c101 struct dimm_info *dimm; in i82860_process_error_info() local
118 dimm = mci->csrows[row]->channels[0]->dimm; in i82860_process_error_info()
123 dimm->location[0], dimm->location[1], -1, in i82860_process_error_info()
128 dimm->location[0], dimm->location[1], -1, in i82860_process_error_info()
149 struct dimm_info *dimm; in i82860_init_csrows() local
163 dimm = csrow->channels[0]->dimm; in i82860_init_csrows()
175 dimm->nr_pages = cumul_size - last_cumul_size; in i82860_init_csrows()
177 dimm->grain = 1 << 12; /* I82860_EAP has 4KiB reolution */ in i82860_init_csrows()
178 dimm->mtype = MEM_RMBS; in i82860_init_csrows()
179 dimm->dtype = DEV_UNKNOWN; in i82860_init_csrows()
[all …]
Dbluefield_edac.c184 struct dimm_info *dimm; in bluefield_edac_init_dimms() local
189 dimm = mci->dimms[i]; in bluefield_edac_init_dimms()
195 dimm->mtype = MEM_EMPTY; in bluefield_edac_init_dimms()
201 dimm->edac_mode = EDAC_SECDED; in bluefield_edac_init_dimms()
204 dimm->mtype = MEM_NVDIMM; in bluefield_edac_init_dimms()
206 dimm->mtype = MEM_LRDDR4; in bluefield_edac_init_dimms()
208 dimm->mtype = MEM_RDDR4; in bluefield_edac_init_dimms()
210 dimm->mtype = MEM_DDR4; in bluefield_edac_init_dimms()
212 dimm->nr_pages = in bluefield_edac_init_dimms()
215 dimm->grain = MLXBF_EDAC_ERROR_GRAIN; in bluefield_edac_init_dimms()
[all …]
Dti_edac.c132 struct dimm_info *dimm; in ti_edac_setup_dimm() local
138 dimm = edac_get_dimm(mci, 0, 0, 0); in ti_edac_setup_dimm()
149 dimm->dtype = DEV_X16; in ti_edac_setup_dimm()
152 dimm->dtype = DEV_X32; in ti_edac_setup_dimm()
166 dimm->dtype = DEV_X64; in ti_edac_setup_dimm()
170 dimm->dtype = DEV_X32; in ti_edac_setup_dimm()
174 dimm->dtype = DEV_X16; in ti_edac_setup_dimm()
181 dimm->nr_pages = memsize >> PAGE_SHIFT; in ti_edac_setup_dimm()
182 dimm->grain = 4; in ti_edac_setup_dimm()
184 dimm->mtype = MEM_DDR2; in ti_edac_setup_dimm()
[all …]
Dskx_common.c140 res->dimm = (adxl_nm_bitmap & BIT_NM_DIMM) ? in skx_adxl_decode()
145 res->dimm = (int)adxl_values[component_indices[INDEX_DIMM]]; in skx_adxl_decode()
336 int skx_get_dimm_info(u32 mtr, u32 mcmtr, u32 amap, struct dimm_info *dimm, in skx_get_dimm_info() argument
375 dimm->nr_pages = npages; in skx_get_dimm_info()
376 dimm->grain = 32; in skx_get_dimm_info()
377 dimm->dtype = get_width(mtr); in skx_get_dimm_info()
378 dimm->mtype = mtype; in skx_get_dimm_info()
379 dimm->edac_mode = EDAC_SECDED; /* likely better than this */ in skx_get_dimm_info()
382 snprintf(dimm->label, sizeof(dimm->label), "CPU_SrcID#%u_HBMC#%u_Chan#%u", in skx_get_dimm_info()
385 snprintf(dimm->label, sizeof(dimm->label), "CPU_SrcID#%u_MC#%u_Chan#%u_DIMM#%u", in skx_get_dimm_info()
[all …]
Damd76x_edac.c190 struct dimm_info *dimm; in amd76x_init_csrows() local
196 dimm = csrow->channels[0]->dimm; in amd76x_init_csrows()
209 dimm->nr_pages = (mba_mask + 1) >> PAGE_SHIFT; in amd76x_init_csrows()
210 csrow->last_page = csrow->first_page + dimm->nr_pages - 1; in amd76x_init_csrows()
212 dimm->grain = dimm->nr_pages << PAGE_SHIFT; in amd76x_init_csrows()
213 dimm->mtype = MEM_RDDR; in amd76x_init_csrows()
214 dimm->dtype = ((dms >> index) & 0x1) ? DEV_X4 : DEV_UNKNOWN; in amd76x_init_csrows()
215 dimm->edac_mode = edac_mode; in amd76x_init_csrows()
Dskx_base.c182 struct dimm_info *dimm; in skx_get_dimm_config() local
194 dimm = edac_get_dimm(mci, i, j, 0); in skx_get_dimm_config()
198 ndimms += skx_get_dimm_info(mtr, mcmtr, amap, dimm, imc, i, j, cfg); in skx_get_dimm_config()
200 ndimms += skx_get_nvdimm_info(dimm, imc, i, j, in skx_get_dimm_config()
503 res->dimm = chan_rank / 4; in skx_rir_decode()
507 res->addr, res->dimm, res->rank, in skx_rir_decode()
553 struct skx_dimm *dimm = &r->dev->imc[r->imc].chan[r->channel].dimms[r->dimm]; in skx_mad_decode() local
554 int bg0 = dimm->fine_grain_bank ? 6 : 13; in skx_mad_decode()
556 if (dimm->close_pg) { in skx_mad_decode()
557 r->row = skx_bits(r->rank_address, dimm->rowbits, skx_close_row); in skx_mad_decode()
[all …]
Die31200_edac.c485 struct dimm_info *dimm; in ie31200_probe1() local
494 dimm = edac_get_dimm(mci, (i * 2) + 1, j, 0); in ie31200_probe1()
495 dimm->nr_pages = nr_pages; in ie31200_probe1()
497 dimm->grain = 8; /* just a guess */ in ie31200_probe1()
499 dimm->mtype = MEM_DDR4; in ie31200_probe1()
501 dimm->mtype = MEM_DDR3; in ie31200_probe1()
502 dimm->dtype = DEV_UNKNOWN; in ie31200_probe1()
503 dimm->edac_mode = EDAC_UNKNOWN; in ie31200_probe1()
505 dimm = edac_get_dimm(mci, i * 2, j, 0); in ie31200_probe1()
506 dimm->nr_pages = nr_pages; in ie31200_probe1()
[all …]
Di5400_edac.c861 static int determine_mtr(struct i5400_pvt *pvt, int dimm, int channel) in determine_mtr() argument
869 n = dimm; in determine_mtr()
873 dimm); in determine_mtr()
918 static void handle_channel(struct i5400_pvt *pvt, int dimm, int channel, in handle_channel() argument
925 mtr = determine_mtr(pvt, dimm, channel); in handle_channel()
930 if (amb_present_reg & (1 << dimm)) { in handle_channel()
959 int dimm, max_dimms; in calculate_dimm_size() local
979 for (dimm = max_dimms - 1; dimm >= 0; dimm--) { in calculate_dimm_size()
983 if (dimm & 0x1) { in calculate_dimm_size()
992 n = snprintf(p, space, "dimm %2d ", dimm); in calculate_dimm_size()
[all …]
Dr82600_edac.c220 struct dimm_info *dimm; in r82600_init_csrows() local
232 dimm = csrow->channels[0]->dimm; in r82600_init_csrows()
254 dimm->nr_pages = csrow->last_page - csrow->first_page + 1; in r82600_init_csrows()
257 dimm->grain = 1 << 14; in r82600_init_csrows()
258 dimm->mtype = reg_sdram ? MEM_RDDR : MEM_DDR; in r82600_init_csrows()
260 dimm->dtype = DEV_UNKNOWN; in r82600_init_csrows()
263 dimm->edac_mode = ecc_on ? EDAC_SECDED : EDAC_NONE; in r82600_init_csrows()
Di82975x_edac.c313 (1 << mci->csrows[row]->channels[chan]->dimm->grain)); in i82975x_process_error_info()
368 struct dimm_info *dimm; in i82975x_init_csrows() local
407 dimm = mci->csrows[index]->channels[chan]->dimm; in i82975x_init_csrows()
409 dimm->nr_pages = nr_pages / csrow->nr_channels; in i82975x_init_csrows()
411 snprintf(csrow->channels[chan]->dimm->label, EDAC_MC_LABEL_LEN, "DIMM %c%d", in i82975x_init_csrows()
414 dimm->grain = 1 << 7; /* 128Byte cache-line resolution */ in i82975x_init_csrows()
417 dimm->dtype = DEV_X8; in i82975x_init_csrows()
419 dimm->mtype = MEM_DDR2; /* I82975x supports only DDR2 */ in i82975x_init_csrows()
420 dimm->edac_mode = EDAC_SECDED; /* only supported */ in i82975x_init_csrows()
Di82443bxgx_edac.c189 struct dimm_info *dimm; in i82443bxgx_init_csrows() local
198 dimm = csrow->channels[0]->dimm; in i82443bxgx_init_csrows()
219 dimm->nr_pages = csrow->last_page - csrow->first_page + 1; in i82443bxgx_init_csrows()
221 dimm->grain = 1 << 12; in i82443bxgx_init_csrows()
222 dimm->mtype = mtype; in i82443bxgx_init_csrows()
224 dimm->dtype = DEV_UNKNOWN; in i82443bxgx_init_csrows()
226 dimm->edac_mode = edac_mode; in i82443bxgx_init_csrows()
Dhighbank_mc_edac.c151 struct dimm_info *dimm; in highbank_mc_probe() local
223 dimm = *mci->dimms; in highbank_mc_probe()
224 dimm->nr_pages = (~0UL >> PAGE_SHIFT) + 1; in highbank_mc_probe()
225 dimm->grain = 8; in highbank_mc_probe()
226 dimm->dtype = DEV_X8; in highbank_mc_probe()
227 dimm->mtype = MEM_DDR3; in highbank_mc_probe()
228 dimm->edac_mode = EDAC_SECDED; in highbank_mc_probe()
Darmada_xp_edac.c224 struct dimm_info *dimm; in axp_mc_read_config() local
237 dimm = mci->dimms[i]; in axp_mc_read_config()
251 dimm->nr_pages = 524288; in axp_mc_read_config()
254 dimm->nr_pages = 65536; in axp_mc_read_config()
257 dimm->nr_pages = 131072; in axp_mc_read_config()
260 dimm->nr_pages = 262144; in axp_mc_read_config()
263 dimm->nr_pages = 1048576; in axp_mc_read_config()
266 dimm->nr_pages = 2097152; in axp_mc_read_config()
269 dimm->grain = 8; in axp_mc_read_config()
270 dimm->dtype = cs_struct ? DEV_X16 : DEV_X8; in axp_mc_read_config()
[all …]
Di82875p_edac.c344 struct dimm_info *dimm; in i82875p_init_csrows() local
376 dimm = csrow->channels[j]->dimm; in i82875p_init_csrows()
378 dimm->nr_pages = nr_pages / nr_chans; in i82875p_init_csrows()
379 dimm->grain = 1 << 12; /* I82875P_EAP has 4KiB reolution */ in i82875p_init_csrows()
380 dimm->mtype = MEM_DDR; in i82875p_init_csrows()
381 dimm->dtype = DEV_UNKNOWN; in i82875p_init_csrows()
382 dimm->edac_mode = drc_ddim ? EDAC_SECDED : EDAC_NONE; in i82875p_init_csrows()
Dpnd2_edac.c53 int dimm; member
988 daddr->dimm = 0; in apl_pmi2mem()
1008 daddr->dimm = (daddr->rank >= 2) ^ drp[pmiidx].dimmflip; in dnv_pmi2mem()
1138 addr, pmiaddr, daddr->chan, daddr->dimm, daddr->rank, daddr->bank, daddr->row, daddr->col); in get_memory_error_data()
1208 errcode, daddr->chan, daddr->dimm, daddr->rank, daddr->row, daddr->bank, daddr->col); in pnd2_mce_output_error()
1214 m->addr & ~PAGE_MASK, 0, daddr->chan, daddr->dimm, -1, optype, msg); in pnd2_mce_output_error()
1225 struct dimm_info *dimm; in apl_get_dimm_config() local
1234 dimm = edac_get_dimm(mci, i, 0, 0); in apl_get_dimm_config()
1235 if (!dimm) { in apl_get_dimm_config()
1256 dimm->nr_pages = MiB_TO_PAGES(capacity >> (20 - 3)); in apl_get_dimm_config()
[all …]
Damd64_edac.c1073 static int f17_get_cs_mode(int dimm, u8 ctrl, struct amd64_pvt *pvt) in f17_get_cs_mode() argument
1078 if (csrow_enabled(2 * dimm, ctrl, pvt)) in f17_get_cs_mode()
1081 if (csrow_enabled(2 * dimm + 1, ctrl, pvt)) in f17_get_cs_mode()
1085 if (csrow_sec_enabled(2 * dimm + 1, ctrl, pvt)) in f17_get_cs_mode()
1107 int dimm, size0, size1, cs0, cs1, cs_mode; in debug_display_dimm_sizes_df() local
1111 for (dimm = 0; dimm < 2; dimm++) { in debug_display_dimm_sizes_df()
1112 cs0 = dimm * 2; in debug_display_dimm_sizes_df()
1113 cs1 = dimm * 2 + 1; in debug_display_dimm_sizes_df()
1115 cs_mode = f17_get_cs_mode(dimm, ctrl, pvt); in debug_display_dimm_sizes_df()
1877 int dimm, size = 0; in f17_addr_mask_to_cs_size() local
[all …]
Dcell_edac.c131 struct dimm_info *dimm; in cell_edac_init_csrows() local
153 dimm = csrow->channels[j]->dimm; in cell_edac_init_csrows()
154 dimm->mtype = MEM_XDR; in cell_edac_init_csrows()
155 dimm->edac_mode = EDAC_SECDED; in cell_edac_init_csrows()
156 dimm->nr_pages = nr_pages / csrow->nr_channels; in cell_edac_init_csrows()
Di3000_edac.c408 struct dimm_info *dimm = csrow->channels[j]->dimm; in i3000_probe1() local
410 dimm->nr_pages = nr_pages / nr_channels; in i3000_probe1()
411 dimm->grain = I3000_DEAP_GRAIN; in i3000_probe1()
412 dimm->mtype = MEM_DDR2; in i3000_probe1()
413 dimm->dtype = DEV_UNKNOWN; in i3000_probe1()
414 dimm->edac_mode = EDAC_UNKNOWN; in i3000_probe1()
Dx38_edac.c383 struct dimm_info *dimm = csrow->channels[j]->dimm; in x38_probe1() local
385 dimm->nr_pages = nr_pages / x38_channel_num; in x38_probe1()
386 dimm->grain = nr_pages << PAGE_SHIFT; in x38_probe1()
387 dimm->mtype = MEM_DDR2; in x38_probe1()
388 dimm->dtype = DEV_UNKNOWN; in x38_probe1()
389 dimm->edac_mode = EDAC_UNKNOWN; in x38_probe1()
De7xxx_edac.c362 struct dimm_info *dimm; in e7xxx_init_csrows() local
409 dimm = csrow->channels[j]->dimm; in e7xxx_init_csrows()
411 dimm->nr_pages = nr_pages / (drc_chan + 1); in e7xxx_init_csrows()
412 dimm->grain = 1 << 12; /* 4KiB - resolution of CELOG */ in e7xxx_init_csrows()
413 dimm->mtype = MEM_RDDR; /* only one type supported */ in e7xxx_init_csrows()
414 dimm->dtype = mem_dev ? DEV_X4 : DEV_X8; in e7xxx_init_csrows()
415 dimm->edac_mode = edac_mode; in e7xxx_init_csrows()
/drivers/gpu/drm/i915/
Dintel_dram.c41 static int intel_dimm_num_devices(const struct dram_dimm_info *dimm) in intel_dimm_num_devices() argument
43 return dimm->ranks * 64 / (dimm->width ?: 1); in intel_dimm_num_devices()
113 skl_is_16gb_dimm(const struct dram_dimm_info *dimm) in skl_is_16gb_dimm() argument
116 return dimm->size / (intel_dimm_num_devices(dimm) ?: 1) == 16; in skl_is_16gb_dimm()
121 struct dram_dimm_info *dimm, in skl_dram_get_dimm_info() argument
125 dimm->size = icl_get_dimm_size(val); in skl_dram_get_dimm_info()
126 dimm->width = icl_get_dimm_width(val); in skl_dram_get_dimm_info()
127 dimm->ranks = icl_get_dimm_ranks(val); in skl_dram_get_dimm_info()
129 dimm->size = skl_get_dimm_size(val); in skl_dram_get_dimm_info()
130 dimm->width = skl_get_dimm_width(val); in skl_dram_get_dimm_info()
[all …]

123