Home
last modified time | relevance | path

Searched refs:enable_flag (Results 1 – 10 of 10) sorted by relevance

/drivers/regulator/
Drt4801-regulator.c33 unsigned int enable_flag; member
42 if (priv->enable_flag & BIT(id)) { in rt4801_set_voltage_sel()
57 if (priv->enable_flag & BIT(id)) in rt4801_get_voltage_sel()
81 priv->enable_flag |= BIT(id); in rt4801_enable()
99 priv->enable_flag &= ~BIT(id); in rt4801_disable()
108 return !!(priv->enable_flag & BIT(id)); in rt4801_is_enabled()
167 priv->enable_flag = DSVALL_ENABLE; in rt4801_probe()
Drtq6752-regulator.c48 unsigned char enable_flag; member
64 if (!priv->enable_flag) { in rtq6752_set_vdd_enable()
73 priv->enable_flag |= BIT(rid); in rtq6752_set_vdd_enable()
89 priv->enable_flag &= ~BIT(rid); in rtq6752_set_vdd_disable()
91 if (!priv->enable_flag) { in rtq6752_set_vdd_disable()
241 priv->enable_flag = RTQ6752_ENABLE_MASK; in rtq6752_probe()
/drivers/media/usb/pvrusb2/
Dpvrusb2-hdw.h210 int enable_flag);
Dpvrusb2-hdw.c1718 int pvr2_hdw_set_streaming(struct pvr2_hdw *hdw,int enable_flag) in pvr2_hdw_set_streaming() argument
1723 if ((!enable_flag) != !(hdw->state_pipeline_req)) { in pvr2_hdw_set_streaming()
1724 hdw->state_pipeline_req = enable_flag != 0; in pvr2_hdw_set_streaming()
1727 enable_flag ? "enable" : "disable"); in pvr2_hdw_set_streaming()
1732 if (enable_flag) { in pvr2_hdw_set_streaming()
3396 int enable_flag) in pvr2_hdw_cpufw_set_enabled() argument
3402 if ((hdw->fw_buffer == NULL) == !enable_flag) break; in pvr2_hdw_cpufw_set_enabled()
3404 if (!enable_flag) { in pvr2_hdw_cpufw_set_enabled()
/drivers/gpu/drm/amd/amdgpu/
Dgfx_v8_0.c6571 int enable_flag; in gfx_v8_0_set_cp_ecc_int_state() local
6575 enable_flag = 0; in gfx_v8_0_set_cp_ecc_int_state()
6579 enable_flag = 1; in gfx_v8_0_set_cp_ecc_int_state()
6586 WREG32_FIELD(CP_INT_CNTL, CP_ECC_ERROR_INT_ENABLE, enable_flag); in gfx_v8_0_set_cp_ecc_int_state()
6587 WREG32_FIELD(CP_INT_CNTL_RING0, CP_ECC_ERROR_INT_ENABLE, enable_flag); in gfx_v8_0_set_cp_ecc_int_state()
6588 WREG32_FIELD(CP_INT_CNTL_RING1, CP_ECC_ERROR_INT_ENABLE, enable_flag); in gfx_v8_0_set_cp_ecc_int_state()
6589 WREG32_FIELD(CP_INT_CNTL_RING2, CP_ECC_ERROR_INT_ENABLE, enable_flag); in gfx_v8_0_set_cp_ecc_int_state()
6590 WREG32_FIELD(CPC_INT_CNTL, CP_ECC_ERROR_INT_ENABLE, enable_flag); in gfx_v8_0_set_cp_ecc_int_state()
6592 enable_flag); in gfx_v8_0_set_cp_ecc_int_state()
6594 enable_flag); in gfx_v8_0_set_cp_ecc_int_state()
[all …]
/drivers/net/ethernet/microchip/
Dlan743x_ptp.c856 int enable_flag = 1; in lan743x_ptp_isr() local
868 enable_flag = 0;/* tasklet will re-enable later */ in lan743x_ptp_isr()
888 if (enable_flag) { in lan743x_ptp_isr()
Dlan743x_main.c169 bool enable_flag = true; in lan743x_tx_isr() local
196 enable_flag = false;/* poll func will enable later */ in lan743x_tx_isr()
200 if (enable_flag) in lan743x_tx_isr()
210 bool enable_flag = true; in lan743x_rx_isr() local
236 enable_flag = false;/* poll funct will enable later */ in lan743x_rx_isr()
240 if (enable_flag) { in lan743x_rx_isr()
/drivers/infiniband/hw/hns/
Dhns_roce_hw_v1.c1329 static void hns_roce_port_enable(struct hns_roce_dev *hr_dev, int enable_flag) in hns_roce_port_enable() argument
1334 if (enable_flag) { in hns_roce_port_enable()
4162 int enable_flag) in hns_roce_v1_enable_eq() argument
4171 if (enable_flag) in hns_roce_v1_enable_eq()
Dhns_roce_hw_v2.c5856 int eq_num, u32 enable_flag) in hns_roce_v2_int_mask_enable() argument
5862 i * EQ_REG_OFFSET, enable_flag); in hns_roce_v2_int_mask_enable()
5864 roce_write(hr_dev, ROCEE_VF_ABN_INT_EN_REG, enable_flag); in hns_roce_v2_int_mask_enable()
5865 roce_write(hr_dev, ROCEE_VF_ABN_INT_CFG_REG, enable_flag); in hns_roce_v2_int_mask_enable()
/drivers/net/ethernet/broadcom/bnx2x/
Dbnx2x_cmn.c5096 u32 enable_flag = disable ? 0 : (1 << HC_INDEX_DATA_HC_ENABLED_SHIFT); in storm_memset_hc_disable() local
5102 flags |= enable_flag; in storm_memset_hc_disable()