Home
last modified time | relevance | path

Searched refs:first_prio (Results 1 – 8 of 8) sorted by relevance

/drivers/net/ethernet/mellanox/mlx5/core/diag/
Dfs_tracepoint.c146 PRINT_MASKED_VAL_L2(u8, first_prio, first_prio, p, "%x"); in print_lyr_2_4_hdrs()
/drivers/net/ethernet/mellanox/mlx5/core/steering/
Ddr_ste_v0.c720 DR_STE_SET_TAG(eth_l2_src_dst, bit_mask, first_priority, mask, first_prio); in dr_ste_v0_build_eth_l2_src_dst_bit_mask()
765 DR_STE_SET_TAG(eth_l2_src_dst, tag, first_priority, spec, first_prio); in dr_ste_v0_build_eth_l2_src_dst_tag()
886 DR_STE_SET_TAG(eth_l2_src, bit_mask, first_priority, mask, first_prio); in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()
937 DR_STE_SET_TAG(eth_l2_src, tag, first_priority, spec, first_prio); in dr_ste_v0_build_eth_l2_src_or_dst_tag()
1072 DR_STE_SET_TAG(eth_l2_tnl, bit_mask, first_priority, mask, first_prio); in dr_ste_v0_build_eth_l2_tnl_bit_mask()
1103 DR_STE_SET_TAG(eth_l2_tnl, tag, first_priority, spec, first_prio); in dr_ste_v0_build_eth_l2_tnl_tag()
Ddr_ste_v1.c929 DR_STE_SET_TAG(eth_l2_src_dst_v1, bit_mask, first_priority, mask, first_prio); in dr_ste_v1_build_eth_l2_src_dst_bit_mask()
965 DR_STE_SET_TAG(eth_l2_src_dst_v1, tag, first_priority, spec, first_prio); in dr_ste_v1_build_eth_l2_src_dst_tag()
1078 DR_STE_SET_TAG(eth_l2_src_v1, bit_mask, first_priority, mask, first_prio); in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()
1128 DR_STE_SET_TAG(eth_l2_src_v1, tag, first_priority, spec, first_prio); in dr_ste_v1_build_eth_l2_src_or_dst_tag()
1254 DR_STE_SET_TAG(eth_l2_tnl_v1, bit_mask, first_priority, mask, first_prio); in dr_ste_v1_build_eth_l2_tnl_bit_mask()
1284 DR_STE_SET_TAG(eth_l2_tnl_v1, tag, first_priority, spec, first_prio); in dr_ste_v1_build_eth_l2_tnl_tag()
Ddr_ste.c765 spec->first_prio = MLX5_GET(fte_match_set_lyr_2_4, mask, first_prio); in dr_ste_copy_mask_spec()
Ddr_matcher.c51 (_spec).first_cfi || (_spec).first_prio || (_spec).cvlan_tag || \
Ddr_types.h511 u32 first_prio:3; member
/drivers/net/ethernet/mellanox/mlx5/core/
Den_tc.c769 prio_mask = MLX5_GET(fte_match_set_lyr_2_4, headers_c, first_prio); in mlx5e_hairpin_get_prio()
770 prio_val = MLX5_GET(fte_match_set_lyr_2_4, headers_v, first_prio); in mlx5e_hairpin_get_prio()
2285 MLX5_SET(fte_match_set_lyr_2_4, headers_c, first_prio, in __parse_cls_flower()
2287 MLX5_SET(fte_match_set_lyr_2_4, headers_v, first_prio, in __parse_cls_flower()
3360 match_prio_mask = MLX5_GET(fte_match_set_lyr_2_4, headers_c, first_prio); in add_vlan_rewrite_action()
3361 match_prio_val = MLX5_GET(fte_match_set_lyr_2_4, headers_v, first_prio); in add_vlan_rewrite_action()
3386 first_prio) & in add_vlan_prio_tag_rewrite_action()
3390 first_prio), in add_vlan_prio_tag_rewrite_action()
/drivers/infiniband/hw/mlx5/
Dfs.c269 first_prio, in parse_flow_attr()
272 first_prio, in parse_flow_attr()