Home
last modified time | relevance | path

Searched refs:gate_offset (Results 1 – 4 of 4) sorted by relevance

/drivers/clk/rockchip/
Dclk.h456 int gate_offset; member
478 .gate_offset = go, \
500 .gate_offset = go, \
518 .gate_offset = go, \
537 .gate_offset = go, \
555 .gate_offset = go, \
576 .gate_offset = -1, \
596 .gate_offset = -1, \
611 .gate_offset = go, \
628 .gate_offset = go, \
[all …]
Dclk.c44 struct clk_div_table *div_table, int gate_offset, in rockchip_clk_register_branch() argument
70 if (gate_offset >= 0) { in rockchip_clk_register_branch()
78 gate->reg = base + gate_offset; in rockchip_clk_register_branch()
203 int gate_offset, u8 gate_shift, u8 gate_flags, in rockchip_clk_register_frac_branch() argument
226 if (gate_offset >= 0) { in rockchip_clk_register_frac_branch()
229 gate->reg = base + gate_offset; in rockchip_clk_register_frac_branch()
310 int gate_offset, u8 gate_shift, u8 gate_flags, in rockchip_clk_register_factor_branch() argument
318 if (gate_offset == 0) { in rockchip_clk_register_factor_branch()
329 gate->reg = base + gate_offset; in rockchip_clk_register_factor_branch()
481 list->gate_offset, list->gate_shift, in rockchip_clk_register_branches()
[all …]
Dclk-half-divider.c164 u8 div_flags, int gate_offset, in rockchip_clk_register_halfdiv() argument
190 if (gate_offset >= 0) { in rockchip_clk_register_halfdiv()
196 gate->reg = base + gate_offset; in rockchip_clk_register_halfdiv()
/drivers/clk/
Dclk-stm32h7.c592 u32 gate_offset; member
602 .gate_offset = _gate_offset,\
979 u32 gate_offset; member
988 .gate_offset = _gate_offset,\
1280 stm32_oclk[n].gate_offset + base, in stm32h7_rcc_init()
1337 pclk[n].flags, base + pclk[n].gate_offset, in stm32h7_rcc_init()