Home
last modified time | relevance | path

Searched refs:gen6_pte_t (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/i915/gt/
Dgen6_ppgtt.c75 const gen6_pte_t scratch_pte = vm->scratch[0]->encode; in gen6_ppgtt_clear_range()
84 gen6_pte_t *vaddr; in gen6_ppgtt_clear_range()
118 gen6_pte_t *vaddr; in gen6_ppgtt_insert_entries()
298 ppgtt->pp_dir = ggtt_offset * sizeof(gen6_pte_t) << 10; in pd_vma_bind()
299 ppgtt->pd_addr = (gen6_pte_t __iomem *)ggtt->gsm + ggtt_offset; in pd_vma_bind()
461 ppgtt->base.vm.pd_shift = ilog2(SZ_4K * SZ_4K / sizeof(gen6_pte_t)); in gen6_ppgtt_create()
Dintel_ggtt.c266 gen6_pte_t __iomem *pte = in gen6_ggtt_insert_page()
267 (gen6_pte_t __iomem *)ggtt->gsm + offset / I915_GTT_PAGE_SIZE; in gen6_ggtt_insert_page()
286 gen6_pte_t __iomem *gte; in gen6_ggtt_insert_entries()
287 gen6_pte_t __iomem *end; in gen6_ggtt_insert_entries()
291 gte = (gen6_pte_t __iomem *)ggtt->gsm; in gen6_ggtt_insert_entries()
409 gen6_pte_t scratch_pte, __iomem *gtt_base = in gen6_ggtt_clear_range()
410 (gen6_pte_t __iomem *)ggtt->gsm + first_entry; in gen6_ggtt_clear_range()
952 gen6_pte_t pte = GEN6_PTE_ADDR_ENCODE(addr) | GEN6_PTE_VALID; in snb_pte_encode()
973 gen6_pte_t pte = GEN6_PTE_ADDR_ENCODE(addr) | GEN6_PTE_VALID; in ivb_pte_encode()
996 gen6_pte_t pte = GEN6_PTE_ADDR_ENCODE(addr) | GEN6_PTE_VALID; in byt_pte_encode()
[all …]
Dgen6_ppgtt.h18 gen6_pte_t __iomem *pd_addr;
Dintel_gtt.h58 typedef u32 gen6_pte_t; typedef
76 #define GEN6_PTES I915_PTES(sizeof(gen6_pte_t))