Searched refs:h_idx (Results 1 – 4 of 4) sorted by relevance
/drivers/gpu/drm/radeon/ |
D | r600_cs.c | 833 uint32_t header, h_idx, reg, wait_reg_mem_info; in r600_cs_common_vline_parse() local 881 h_idx = p->idx - 2; in r600_cs_common_vline_parse() 885 header = radeon_get_ib_value(p, h_idx); in r600_cs_common_vline_parse() 886 crtc_id = radeon_get_ib_value(p, h_idx + 2 + 7 + 1); in r600_cs_common_vline_parse() 899 ib[h_idx + 2] = PACKET2(0); in r600_cs_common_vline_parse() 900 ib[h_idx + 3] = PACKET2(0); in r600_cs_common_vline_parse() 901 ib[h_idx + 4] = PACKET2(0); in r600_cs_common_vline_parse() 902 ib[h_idx + 5] = PACKET2(0); in r600_cs_common_vline_parse() 903 ib[h_idx + 6] = PACKET2(0); in r600_cs_common_vline_parse() 904 ib[h_idx + 7] = PACKET2(0); in r600_cs_common_vline_parse() [all …]
|
D | r100.c | 1438 uint32_t header, h_idx, reg; in r100_cs_packet_parse_vline() local 1465 h_idx = p->idx - 2; in r100_cs_packet_parse_vline() 1469 header = radeon_get_ib_value(p, h_idx); in r100_cs_packet_parse_vline() 1470 crtc_id = radeon_get_ib_value(p, h_idx + 5); in r100_cs_packet_parse_vline() 1482 ib[h_idx + 2] = PACKET2(0); in r100_cs_packet_parse_vline() 1483 ib[h_idx + 3] = PACKET2(0); in r100_cs_packet_parse_vline() 1498 ib[h_idx] = header; in r100_cs_packet_parse_vline() 1499 ib[h_idx + 3] |= RADEON_ENG_DISPLAY_SELECT_CRTC1; in r100_cs_packet_parse_vline()
|
/drivers/gpu/drm/ |
D | drm_client_modeset.c | 346 int h_idx, int v_idx) in drm_client_get_tile_offsets() argument 357 if (!modes[i] && (h_idx || v_idx)) { in drm_client_get_tile_offsets() 362 if (connector->tile_h_loc < h_idx) in drm_client_get_tile_offsets() 370 DRM_DEBUG_KMS("returned %d %d for %d %d\n", hoffset, voffset, h_idx, v_idx); in drm_client_get_tile_offsets()
|
/drivers/media/platform/ |
D | sh_vou.c | 418 int pix_idx, int w_idx, int h_idx) in sh_vou_configure_geometry() argument 482 if (h_idx) in sh_vou_configure_geometry() 483 vouvcr |= (1 << 14) | vou_scale_v_fld[h_idx - 1]; in sh_vou_configure_geometry()
|