Home
last modified time | relevance | path

Searched refs:m_n (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/gma500/
Dcdv_intel_dp.c975 struct cdv_intel_dp_m_n *m_n) in cdv_intel_dp_compute_m_n() argument
977 m_n->tu = 64; in cdv_intel_dp_compute_m_n()
978 m_n->gmch_m = (pixel_clock * bpp + 7) >> 3; in cdv_intel_dp_compute_m_n()
979 m_n->gmch_n = link_clock * nlanes; in cdv_intel_dp_compute_m_n()
980 cdv_intel_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n); in cdv_intel_dp_compute_m_n()
981 m_n->link_m = pixel_clock; in cdv_intel_dp_compute_m_n()
982 m_n->link_n = link_clock; in cdv_intel_dp_compute_m_n()
983 cdv_intel_reduce_ratio(&m_n->link_m, &m_n->link_n); in cdv_intel_dp_compute_m_n()
996 struct cdv_intel_dp_m_n m_n; in cdv_intel_dp_set_m_n() local
1027 mode->clock, adjusted_mode->clock, &m_n); in cdv_intel_dp_set_m_n()
[all …]
/drivers/gpu/drm/hisilicon/kirin/
Ddw_drm_dsi.c130 u32 m_n = 0; in dsi_calc_phy_rate() local
160 m_n = (temp % (u64)1000000000) / (u64)100000000; in dsi_calc_phy_rate()
163 if (m_n * 6 >= 50) { in dsi_calc_phy_rate()
166 } else if (m_n * 6 >= 30) { in dsi_calc_phy_rate()
174 if (m_n * 6 >= 50) { in dsi_calc_phy_rate()
177 } else if (m_n * 6 >= 30) { in dsi_calc_phy_rate()
180 } else if (m_n * 6 >= 10) { in dsi_calc_phy_rate()
/drivers/gpu/drm/i915/display/
Dintel_display.c120 const struct intel_link_m_n *m_n,
4429 struct intel_link_m_n *m_n, in intel_link_compute_m_n() argument
4437 m_n->tu = 64; in intel_link_compute_m_n()
4440 &m_n->gmch_m, &m_n->gmch_n, in intel_link_compute_m_n()
4444 &m_n->link_m, &m_n->link_n, in intel_link_compute_m_n()
4472 const struct intel_link_m_n *m_n) in intel_pch_transcoder_set_m_n() argument
4479 TU_SIZE(m_n->tu) | m_n->gmch_m); in intel_pch_transcoder_set_m_n()
4480 intel_de_write(dev_priv, PCH_TRANS_DATA_N1(pipe), m_n->gmch_n); in intel_pch_transcoder_set_m_n()
4481 intel_de_write(dev_priv, PCH_TRANS_LINK_M1(pipe), m_n->link_m); in intel_pch_transcoder_set_m_n()
4482 intel_de_write(dev_priv, PCH_TRANS_LINK_N1(pipe), m_n->link_n); in intel_pch_transcoder_set_m_n()
[all …]
Dintel_display.h521 struct intel_link_m_n *m_n,
605 enum link_m_n_set m_n);
606 int intel_dotclock_calculate(int link_freq, const struct intel_link_m_n *m_n);